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Preface
This thesis presents the work that author has carried out at faculty of Engineering, University 
of Southern Denmark. This PhD project has started since December 2013 and finished in 
November 2016. The thesis is submitted in partial fulfilment of the requirements for 
obtaining the PhD degree. The general structure of this thesis is based on the published papers 
that author has done during the PhD program. 
This project is part of the Intelligent Efficient Power Electronics (IEPE) research center. IEPE 
is a strategic research center between three universities- University of Southern Denmark, 
Aalborg University, and Technical University of Denmark- and four Danish leading high 
technology companies- Danfoss Drives, Grundfos A/S, KK Electronics, and Vestas. The 
main objectives of IEPE are new hardware design methods, new device technologies, 
increasing the conversion efficiency of the power electronics converters. Being part of the big 
and sophisticated project such as IEPE gave the author this opportunity to start a constructive 
collaboration with companies in line with the objectives of the project in Denmark, especially 
Danfoss Drives A/S. The collaboration which has been conducted during the PhD work under 
IEPE agreement has led to valuable technical achievements and personal experiences.  
This specific PhD project was part of the platform demonstrator known as a three-phase 
adjustable speed drives for motor and pumps which was led by Danfoss Drives A/S. As a 
result, the project was productively connected to the activities at Danfoss Drives to reach to 
the main goal of the work package. The main goal is connecting the power factor correction 
rectifier to the variable speed drive in kW range using wide-band gap devices. Therefore, part 
of the project as a plan was conducted in Danfoss Drives laboratory. In this regard, Danfoss 
Drives A/S cooperation was outstanding throughout the last 9 months of the project. Author 
would like to thank Danfoss Drives for their support, especially from Niels Gade, Andreas 
Aupke, Radu Lazar, Marian Lungeanu, Marco Zuccherato, and many others from Danfoss 
that gave the author lots of thoughts and technical tips.  
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Abstract
Improving the conversion efficiency of power factor correction (PFC) rectifiers has become 
compelling due to their wide applications such as adjustable speed drives, uninterruptible 
power supplies (UPS), and battery chargers for electric vehicles (EVs). The attention to PFCs 
has increased even more since grid regulations have become stricter in terms of injected 
harmonic and power quality. Therefore, improving the efficiency and the power quality of 
PFCs are the main objectives of this PhD work.  
New wide band gap (WBG) power switches have better switching characteristics in 
comparison with silicon power devices. Therefore, the PFC switching frequency using WBG 
devices can potentially be increased. This advantage helps the reactive components to be 
reduced in size. However, it also brings challenges such as identifying a proper material for 
inductive components that has lower loss and layout design that has lower parasitic elements. 
To fulfill the grid regulations (e.g. IEEE-519) high order filters are normally used. Achieving 
an optimum filter design is vital for having an efficient converter. Reducing low frequency 
harmonics can improve both the efficiency and also the power quality. Therefore, current 
controllers are also important to be investigated in this project.  
In this PhD research work, a comprehensive design of a two-level three-phase PFC rectifier 
using silicon-carbide (SiC) switches to achieve high efficiency is presented. The work is 
divided into two main parts: 1) Optimum hardware design using WBG devices to improve the 
conversion efficiency and 2) Identifying the impact on the efficiency by current controller.   
Part 1 is presented in Chapter  3. The converter topology is a two-level bidirectional boost 
voltage source converter (VSC). SiC devices (i.e. MOSFET and diode) are used for designing 
the converter. An analytical method for choosing the filter parameters to achieve an optimum 
design is presented. The method is based on the working principle of the converter. It focuses 
on analyzing the converter current and voltage for generalizing the filter design. The 
switching frequency which leads to the maximum converter efficiency is analyzed and 
selected. According to the selected switching frequency, an optimum LCL filter is designed 
and the layout is optimized for a 5 kW three-phase PFC using SiC MOSFETs.  
The second part is presented in Chapter  4. It is focused on current controller and its impact on 
the efficiency. Two types of current controllers are studied: PI current controller in the 
rotational reference frame and proportional-resonant (PR) current controller in the stationary 
reference frame. For the PR controller, harmonic compensation is employed to improve the 
power quality. To have similar harmonic performance the PI controller needs larger filter in 
comparison with the PR controller. This eventually ends up with lower efficiency of the 
converter with the PI current controller.
In this thesis, two sets of experiments are carried out: 
x Verification of the designed filter and the controllers performance in Chapter  3 and 
Chapter  4, respectively; 
vii
x Measurement and comparison of the converter efficiency for two types of controllers. 
The highest efficiency is achieved at 50% of nominal load for the PR current controller. The 
measured efficiency is 99.1% at 50% of nominal load and 98.95% at full load. The converter 
with the PR controller is more efficient than the converter with the PI controller at low load.  
viii 
Resumé
Det er blevet interessant at optimere konverterings effektiviteten af Power factor Controllere 
(PFC) pga. deres store udbredelse inden for motordrives, nødstrømsanlæg (UPS) og 
batteriladere til el biler (EVs). Der er øget fokus på PFCere på grund af strengere regler for 
ledningsbåret harmonisk støj og strømkvalitet på lysnettet (Grid). Derfor er det primære mål 
med denne PhD at øge effektiviteten og strømkvalitet. 
Pga. switching karakteristikken på de ny wide band gap (WBG) halvleder komponenter, kan 
switching frekvensen øges i forhold til de traditionelle silicium (Si) baserede PFCere. Den 
øgede switch frekvens muliggør design af mindre reaktive komponenter. Dette medfører også 
nye udfordringer så som at finde egnede materialer til de induktive komponenter som har 
lavere tab og lave et print layout med minimal parasitiske elementer. For at opfylde 
regulativerne for lysnettet (f.eks. IEEE-519) benyttes traditionelt højere ordens filtre. At opnå 
et optimalt filter design er vitalt for at have en effektiv konverter. Reduktion af lavfrekvent 
harmonisk støj kan både forbedre effektiviteten og strøm kvaliteten. Derfor er strøm 
kontrollerer også vigtige og vil blive undersøgt i dette projekt. 
I denne PhD afhandling bliver et omfattende design af en højeffektiv two-level 3 faset PCF 
som benytter siliciumkarbid (SiC) switching komponenter præsenteret. Den er opdelt i to 
hoveddele. 1: Optimal hardware design ved brug af WBG, for at forbedre 
konverteringseffektiviteten. Og 2: Identificere strømkontrollerens indflydelse på 
konverteringseffektiviteten.
Første del bliver præsenteret i kapitel 3. Konverterens topologi er en two-level bidirectional 
boost voltage source converter (VSC). Der benyttes SiC baserede halvleder komponenter 
(MOSFET og diode). Der præsenteres en analytisk metode til at udvælge filterparametre for 
at opnå et optimalt design. Metoden er baseret på konverterens virkemåde. Den fokuserer på 
analysen af konverterens strøm og spænding, for at generalisere filterdesignet. Switching-
frekvensen som medfører den maksimale konverteringseffektivitet bliver analyseret og valgt. 
På baggrund af den valgte switching frekvens bliver et optimalt LCL filter designe og layoutet 
bliver optimeret til en 5kW 3 faset PFC som anvender SiC MOSFETs. 
Anden del bliver præsenteret i kapitel 4. Her bliver der fokuseret på strømkontrollens 
indflydelse på effektiviteten. Der bliver undersøgt to forskellige typer kontrollerer: 
Proportional-Integral (PI) strømkontroller i det roterende reference system og proportional-
resonans (PR) strømkontroller i det  faste reference system. For PR kontrolleren 
implementeres harmonisk kompensering for at forbedre strømkvaliteten. Når PI kontrolleren 
benyttes skal konverteren have et større filter end når PR kontrolleren benyttes for at op når 
samme harmoniske egenskaber. Dette medfører at koncerten har en lavere effektivitet end 
med PI kontrolleren. 
I denne afhandling er der blevet udført to eksperimenter: 
x Verifikation af det designede filter (kapitel 3) og kontrollerens ydeevne (kapitel 4). 
ix
x Måling og sammenligning af konverterens effektivitet med de to typer kontrollere. 
Den højeste effektivitet er målt ved 50% af den nominelle belastning med PR 
kontrolleren.
Den målte effektivitet er 99,1% ved 50% belastning og 98,95% ved fuld belastning. 
Konverteren med PR kontroller er mere effektiv ved lav belastning end konverteren med PI 
kontroller.
xContents
High efficiency Three-phase Power Factor Correction using Wide-Band Gap devices ............ ii
Preface ....................................................................................................................................... iv
Acknowledgment ....................................................................................................................... v
Abstract ..................................................................................................................................... vi
Resumé ....................................................................................................................................viii
Contents ..................................................................................................................................... x
List of figures ..........................................................................................................................xiii
List of Tables ........................................................................................................................... xv
Abbreviations .......................................................................................................................... xvi
Nomenclature ......................................................................................................................... xvii
1. Introduction ......................................................................................................................... 1
1.1. Background and Motivation ........................................................................................ 1
1.2. Project objectives and Contributions ........................................................................... 2
1.2.1. Research objectives and challenges ..................................................................... 2
1.2.2. Contributions ........................................................................................................ 3
1.3. Thesis overview ........................................................................................................... 4
1.4. List of publications ...................................................................................................... 4
2. State of the art ..................................................................................................................... 7
2.1. Three-phase voltage source converters ....................................................................... 7
2.2. Optimization on component level: inductor and core material ................................... 9
2.3. Filter design ............................................................................................................... 11
2.4. Summary ................................................................................................................... 12
3. Two-Level Three-phase Power Factor Correction Rectifier ............................................ 15
3.1. Introduction ............................................................................................................... 15
3.2. System description..................................................................................................... 15
3.3. Filter design ............................................................................................................... 16
3.3.1. Converter-side inductor ...................................................................................... 17
3.3.2. Filter capacitor ................................................................................................... 21
3.3.3. Damping ............................................................................................................. 23
xi
3.3.4. Grid-side inductor .............................................................................................. 24
3.3.5. Filter comparison ............................................................................................... 26
3.4. Layout design ............................................................................................................ 27
3.5. DC link capacitor ....................................................................................................... 27
3.6. Loss distribution ........................................................................................................ 28
3.6.1. Inductor loss ....................................................................................................... 28
3.6.2. Switching loss .................................................................................................... 29
3.7. Selection of switching frequency .............................................................................. 31
3.8. Conversion efficiency ................................................................................................ 31
3.9. Summary ................................................................................................................... 33
4. Control of Three-phase Power Factor Correction Rectifier.............................................. 35
4.1. System description..................................................................................................... 35
4.2. Current controller ...................................................................................................... 35
4.2.1. PI current control in the dq reference frame ...................................................... 37
4.2.1. PR control in the Įȕ reference frame ................................................................. 39
4.3. DC voltage control loop ............................................................................................ 45
4.4. Experimental results .................................................................................................. 47
4.4.1. PFC rectifier connected to Drive........................................................................ 47
4.4.2. Comparison of the controllers ............................................................................ 49
4.5. Summary ................................................................................................................... 54
5. Conclusion and Future work ............................................................................................. 55
5.1. Conclusion ................................................................................................................. 55
5.2. Future work ............................................................................................................... 57
References ................................................................................................................................ 58
A. Three-Level Three-Phase Power Factor Correction Rectifier .......................................... 63
A. 1. Introduction ............................................................................................................... 63
A. 2. Three-level ANPC ..................................................................................................... 64
A. 3. Hybrid three-level ANPC .......................................................................................... 64
A. 4. Loss distribution .......................................................................................................... 65
A. 4.1. Inductor design and loss calculation ..................................................................... 65
A. 4.3. Loss in the switches .............................................................................................. 66
A. 4.2. Total loss ............................................................................................................... 66
xii
A. 5. Conclusion ................................................................................................................... 67
B. Appendix B ....................................................................................................................... 69
Appendix B1 ......................................................................................................................... 70
Appendix B2 ......................................................................................................................... 90
Appendix B3 ......................................................................................................................... 97
Appendix B4 ....................................................................................................................... 108
Appendix B5 ....................................................................................................................... 115
Appendix B6 ....................................................................................................................... 126
Appendix B7 ....................................................................................................................... 133
Appendix B8 ....................................................................................................................... 140
xiii 
List of figures 
Fig.  1.1: The overview of the thesis structure (*These two papers are not listed in Appendix B 
but listed in list of publications). ................................................................................................ 5
Fig.  2.1: The schematic of a two-level three-phase PFC rectifier with LCL filter. .................... 8
Fig.  3.1: The schematic of a two-level three-phase PFC. ........................................................ 16
Fig.  3.2: The generic equivalent circuit of the filter. ............................................................... 17
Fig.  3.3: (a) Simplified schematic of three-phase grid-connected voltage source converter, (b) 
the inductor current and voltage waveforms. ........................................................................... 18
Fig.  3.4: (a) current ripple at zero crossing and (b) current ripple at peak current. ................. 19
Fig.  3.5: The current ripple for THPWM (a) at zero crossing (ma = 2/¥3) and (b) at peak of 
the current. ............................................................................................................................... 20
Fig.  3.6: The position of the sensors- single phase equivalent circuit of LCL filter (a) voltage 
sensor at PCC, current sensor at converter-side (b) voltage and current sensor at PCC, (c) the 
vector diagram of first sensor position and (d) the vector diagram of second sensor position.
 .................................................................................................................................................. 22
Fig.  3.7: (a) LCL filter with resistive damping, (b) the corresponding root-locus for finding an 
optimum damping resistor, (c) LCL filter with RC damping, (d) the corresponding root-locus 
for three different scenarios where 1) Cf = 4Cd , 2) Cf = Cd, 3) Cf = 1/4Cd (in all scenarios
Cf+Cd is kept constant). ............................................................................................................ 24
Fig.  3.8: (a) current and voltage of damping branch and grid-side inductance and (b) 
magnified maximum current ripple and corresponding inductance voltage of grid-side 
inductance in one switching cycle............................................................................................ 25
Fig.  3.9: Single phase equivalent circuit of the filter at hth harmonic. ..................................... 26
Fig.  3.10: Schematic of the dc link capacitor. .......................................................................... 28
Fig.  3.11: (a) wiring of the core, and (b) the inductance change through fundamental 
frequency of main current for different loads. ......................................................................... 29
Fig.  3.12: The loss distribution in the converter at full load for three difference frequencies. 32
Fig.  3.13: The loss distribution in 5 kW SiC based three-phase PFC based on different load.33
Fig.  4.1: General schematic of the converter with controller. .................................................. 36
Fig.  4.2: (a) The block diagram of the PFC current control and (b) realization of feedforward 
effect as a block diagram for further analysis. ......................................................................... 37
Fig.  4.3: (a) the block diagram of the controller in the dq reference frame and (b) the block 
diagram of the PI current controller. ........................................................................................ 38
Fig.  4.4: Simplified equivalent circuit of filter and grid impedance. ....................................... 39
Fig.  4.5: The converter and grid current with PI controller in dq reference frame. ................. 39
Fig.  4.6: (a) Implementation of the controller, (b) the current control loop, and (c) the 
implementation of harmonic compensator in z-domain........................................................... 40
xiv
Fig.  4.7: The frequency response of the open loop system for PR controller (a) without and 
(b) with feed forward (gcc = 0.8). ............................................................................................. 42
Fig.  4.8: (a) Oscillatory response, (b) more damped response of the grid current for different 
proportional gains. ................................................................................................................... 42
Fig.  4.9: (a) the implemented compensation for harmonic compensator, (b) frequency 
response of the open loop system without phase compensation and (c) frequency response 
comparison for 13th harmonic. ................................................................................................. 44
Fig.  4.10: The block diagram of the dc link voltage control loop including the current 
controller. ................................................................................................................................. 45
Fig.  4.11: The performance of dc link control loop (a) general step response for different grid 
impedances, the transient response of the dc link for (b) 564 V, and (c) 650 V. ..................... 46
Fig.  4.12: : Reference converter voltage (vabc*-see Fig.  4.6(a)) and zero sequence offset. ...... 47
Fig.  4.13: The experimental results of connecting PFC to Drive, torque from 3 N.m to -3 N.m 
(I: no torque, II: positive torque, III: negative torque). ............................................................ 48
Fig.  4.14: The experimental results of connecting PFC to Drive, changing torque 6 N.m to -6 
N.m (I: negative torque, II: zero torque, III: positive torque). ................................................. 48
Fig.  4.15: Nonlinearities of the converter at low load and high voltage for the 4-wire PFC (a) 
simulation results and (b) experimental results. ....................................................................... 49
Fig.  4.16: The experimental results of the grid current for different controllers and converter-
side inductors (a)-(d) 25% of nominal load and (e)-(h) for full load. ...................................... 50
Fig.  4.17: The harmonic evaluation of the controllers with two different inductance value (a) 
Lc = 1 mH, (b) Lc = 580 ȝH. ..................................................................................................... 51
Fig.  4.18: The experimental setup for measuring the efficiency.............................................. 52
Fig.  4.19: The measured efficiency with and without diode at low load (25% < Load < 40%) 
for the PR control (without including drive loss). ................................................................... 52
Fig.  4.20: The efficiency curve for PI and PR controller (a) with SiC Schottky diode and (b) 
without SiC Schottky diode. .................................................................................................... 53
Fig.  A.1: The schematic of three-level three-phase active NPC. ............................................. 64
Fig.  A.2: (a) the schematic of one phase of three-level HANPC, (b) the build prototype of one 
leg three-level HANPC. ........................................................................................................... 65
Fig.  A.3: Loss distribution in the converter at full load. .......................................................... 67
Fig.  A.4: Built prototype of a 10 kW GaN based three-level HANPC. ................................... 67
xv 
List of Tables 
TABLE  2-1: Efficiency comparison of the recent stat of the art. .............................................. 9
TABLE  2-2: Comparison between magnetic core materials. .................................................. 11
TABLE  2-3: Filter parameters by different method for 5 kW, 50 kHz three-phase VSC. ...... 12
TABLE  3-1: General system specifications and base values for per-unit system. .................. 15
TABLE  3-2: Maximum current harmonic distortion in percentage of rated current according 
to IEEE519. .............................................................................................................................. 16
TABLE  3-3: Comparison of designed filter between two presented methods in this work. ... 27
TABLE  3-4: Comparison between SiC and Si MOSFETs (1200 V, 30 A). ............................ 30
TABLE  3-5: Designed inductor for 25 kHz, 50 kHz, and 75 kHz. .......................................... 32
TABLE  3-6: Specifications of the components used in the converter. .................................... 33
TABLE  4-1: The parameters of the dc link controller for 2 case studies. ............................... 46
TABLE  A-1: Switching state of the generalized three-level converter. .................................. 64
TABLE  A-2: The converter specifications .............................................................................. 65
TABLE A-3: The ac resistance of the copper winding for 136 ȝH inductor ........................... 66
TABLE  A-4: The switching parameters of Si MOSFET and GaN FET. ................................ 67
TABLE  A-5: Loss in the switches. .......................................................................................... 67
xvi 
Abbreviations
ADS Adjustable speed drives 
ANPC Active Neutral Point Clamped 
CHB Cascaded H-Bridge 
CCM Continuous conduction mode 
DSOGI Dual second order generalized integrator 
EV Electric vehicle 
FC Flying capacitor 
FFT Fast Fourier transform 
GaN Gallium-Nitride 
HC Harmonic compensation 
HGNPC Hybrid Generalized Neutral Point Clamped 
mmf Magneto motive force 
MOSFET Metal Oxide Semiconductor Field Effect Transistor 
MPP MolyPermalloy powder cores 
NPC Neutral point clamped 
PCB Printed circuit board 
PFC Power factor correction 
PWM Pulse width modulation 
Si Silicon 
SiC Silicon-Carbide 
SJ Super junction 
SOGI Second order generalized integrator  
SPWM Sinusoidal Pulse width modulation 
SVM Space vector modulation 
THPWM Third-Harmonic PWM 
UPS Uninterruptible power supply 
VSC Voltage source converter 
WBG Wide-band gap 
xvii 
Nomenclature
ǻi Converter current ripple 
ǻVripple AC voltage ripple of filter capacitor 
școmp. Compensated phase delay 
șI The angle of the converter current 
șI,delay The delay introduced to the measured converter current 
șV The angle of the PCC voltage  
șV,delay The delay introduced to the measured PCC voltage 
Ȝ Delay
Ȧg Fundamental angular frequency of grid 
Ȧsw Angular frequency of switching 
Cd Damping filter capacitance 
Cd,max Maximum damping filter capacitance 
Cd,min Minimum damping filter capacitance 
Cdc DC link capacitance 
Cf Filter capacitance 
Coss Output switch capacitance  
fg Grid frequency 
fres Resonant frequency of the filter 
fsw Switching frequency 
gcc Gain of the feedforward voltage 
h The harmonic number 
I Converter current 
Ic Filter shunt current 
ID MOSFET Drain current 
Ig Grid current 
Iload Load current (DC) 
Kcos,h The compensation gain for hth harmonic on the path of Į-axis 
Ki Integral gain of the current controller 
Ki,h Integral gain of the hth harmonic compensator  
KP Proportional gain of the current controller 
KP,dc Proportional gain of the dc link controller 
Ksin,h The compensation gain for hth harmonic on the path of ȕ-axis
Lc Converter-side inductance 
Lf Grid-side filter inductance 
Lgrid Grid inductance 
xviii 
LT Total series inductances of the filter 
m3 Modulation index of the injected third harmonic 
ma Modulation index 
Pcap MOSFET capacitor loss 
PCond. Switch conduction loss 
Pcopper Total copper loss 
Pcore Inductor core loss 
Pdrive MOSFET drive power 
Qoss Output switch charge 
QG MOSFET gate charge 
Rd Damping resistor  
Rdc DC copper resistance 
RDS MOSFET drain source resistance 
RLISN LISN resistance 
Rload Load resistance 
RT Total series resistances of the filter inductances 
S Apparent power 
ti,dc Integral gain of the dc link controller 
Tin Inner time of dc voltage control loop 
Ts Sampling time 
Tsw Switching period 
van Converter voltage 
Vb Base voltage 
Vdc DC link voltage 
Vdrive MOSFET drive voltage 
VDS MOSFET drain source voltage 
vff Feedforward voltage 
Vm Peak of voltage at point of common coupling (PCC) 
VPCC Voltage at PCC 
vxN AC link voltage of phase x
Yeq Equivalent admittance 
Zb Base impedance 
Zgrid Grid impedance 
CHAPTER I- INTRODUCTION
1
1. Introduction 
This thesis is to present the results obtained in the PhD project entitled as “high efficiency 
three-phase power factor correction using wide band-gap devices” performed by the author 
from December 2013 to November 2016. Many scientific results obtained in this project have 
been published in peer reviewed journal and conference papers. The published papers are 
included in Appendix B1-Appendix B8. 
The main target of this report is to place the published papers in the context of the project 
objectives and present a more coherent and complete overview of the work carried out over 
three years.  
It is intended that this thesis can serve as a design aid for three-phase power factor correction 
rectifiers: Hardware and Control for achieving relatively high conversion efficiency 
compared with the current state-of the art.  
1.1. Background and Motivation 
Three-phase ac-dc converters are widely used in adjustable speed drives (ADS), 
uninterruptable power supplies (UPS), high voltage dc systems (HVDC), battery energy 
storage systems, battery charger for electric vehicles (EVs), and power supplies used in 
telecommunications. Conventional ac-dc converters, line-commutated rectifiers, are highly 
non-linear and introduce high level of grid current harmonics and low power factor. 
Traditionally, passive filters are used to reduce the current harmonics and improve the power 
quality of the ac side. However, this solution requires a bulky passive filter which reduces the 
conversion efficiency  [1]- [4]. 
The international regulations, in term of power quality, have forced power electronics and 
power systems engineers to develop active solutions. A new breed of rectifiers using new 
solid-state force-commutating devices such as MOSFETs and IGBTs bring the following 
advantages: (a) the current or voltage can be modulated, generating a smaller harmonic 
contribution; (b) the power factor can be controlled; and (c) they can be built as voltage 
source or current source rectifiers  [1]- [4]. Such converters are generally identified using 
different terms such as switched-mode rectifiers, power factor correction rectifiers (PFC), and 
pulse width modulation (PWM) rectifiers. In this thesis, the term PFC is used as a general 
name for such converters. 
Recently, many promising PFC topologies using force-commutated devices have been 
proposed and this topic has become an active research topic in power electronics due to the 
PFCs unique characteristics. Three-phase two-level boost PFC is able to achieve the best 
performance in terms of shaping the input current and allowing bidirectional power flow with 
a minimum number of active switches  [1]- [2].   
To improve the conversion efficiency, each component needs to be optimized by both 
selecting the material and the design. To minimize the loss in the switches, it is reasonable to 
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use power devices which 1) introduce low on-resistance and 2) have a good transient 
performance (i.e. low input and output capacitance charge). The first one contributes to 
reduction of conduction loss and second one in reduction of switching loss. 
Currently, the power semiconductor devices are based on the mature and well-established 
silicon technology. However, silicon exhibits some limitations in terms of blocking 
capability, thermal conductivity, capacitive charge, and saturated drift velocity  [5]. Instead, 
wide band-gap (WBG) technology becomes highly attractive compared to Si technology 
because of their low switching losses, low conduction loss, high temperature capability. 
Among the possible candidate silicon-carbide (SiC) and gallium-nitride (GaN) present better 
tradeoff between the theoretical characteristics and the real commercial availability  [5]- [7]. 
The improved switching characteristic of WBG devices compared to their Si counterparts 
means that they may allow shorter switching times. Decreasing the transition time and 
increasing the switching frequency allows smaller reactive components i.e. capacitors and 
inductors. Design for higher frequency, however, will introduce new challenges regarding 
layout design ensuring lower stray inductance for semiconductors and designing better 
inductor regarding magnetic material and type of winding. 
Therefore, passive components, especially inductors are among the most important in PFC 
converters as they have a high impact on the efficiency and the performance of PFCs. High 
switching frequency introduces corresponding high frequency current ripple in the PFC 
inductors. Then analysis of the high frequency minor B-H loops caused by high frequency 
current ripple makes core loss calculation even more complicated. The ac copper loss by the 
skin and the proximity effects can also be a critical issue in designing the inductors to avoid 
having large copper loss.
It can be concluded that in designing of PFCs either two-level or multilevel configurations, 
there is a strong non-linear correlation between various parameters and components. For 
instance, increasing the switching frequency decreases the size of the reactive components. 
But it increases the switching loss. It may increase the core loss in the magnetic materials, 
and it increases the ac copper loss. So, there should be a trade-off between these parameters. 
There is an optimum point that the maximum efficiency is achieved. This PhD project 
provides an answer to this question: through emerging high frequency WBG devices, thereby 
revealing possible ways to increase the efficiency of three-phase PFCs? 
1.2. Project objectives and Contributions 
1.2.1. Research objectives and challenges 
The primary objectives of the project are as follows: 
x Increasing the conversion efficiency of a 5-10 kW three-phase power factor correction 
rectifier;
x Improving the power quality of the converter; 
x Providing bidirectional power flow; 
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The primary topology for PFC is a two-level voltage source converter (VSC) using SiC 
switches. Accordingly, the challenges towards the main objectives of the project are 
addressed as follows: 
x To present a general and straightforward method for designing the converter-side 
inductor and calculating its power loss; 
x To identify a core material for the inductor that yields a relatively low core loss; 
x To derive a general design method to optimize the ac line filter based on the principle 
of operation of the converter; 
x To design a layout for the high frequency SiC switches that minimizes the parasitic 
elements in the circuit; 
x To identify better controller for PFC which has more impacts on the efficiency; 
x To identify possible improvements that wide band-gap devices bring for PFC 
converters.
1.2.2. Contributions 
The contribution of this work can be split in two categories: 
1) Design methodology 
x A general method for choosing and designing the converter-side inductor has 
been established; 
x A general method for calculating core and copper losses for the converter-side 
inductor (i.e. the boost inductor) is derived; 
x A comparison of three wire and four wire PFC has been made regarding the 
achievable efficiency; 
x A general method for calculating the parameters of the ac line filter to 
minimize its size and/or maximize its efficiency has been derived; 
2) Control methodology 
x The impact of feedforward compensation in control methods has been studied; 
x The impact of two common control methods on the efficiency has been 
investigated. 
CHAPTER I- INTRODUCTION
4
1.3. Thesis overview 
The thesis includes an extended summary and a collection of the published and submitted 
scientific papers. Parts of the papers are used directly or indirectly in the extended summary 
of the thesis. The purpose of this thesis is, therefore, to complement the already published 
papers by providing a coherent presentation of the overall project and its results. Special 
focus will be devoted to present a coherent derivation of the key fundamental theoretical 
aspects of this project. 
Since most of the experimental results are presented in the published material reproduced 
Appendix  B, only summaries of the results are given in the main body of the thesis with the 
main purpose of extending the analysis of the experimental results to verify the validity of the 
theoretical results. The content and structure of the thesis is depicted in Fig. 1.1. 
In Appendix  A, the next step of the project is briefly explained. The next step will be on using 
commercially available GaN switches for PFC rectifier on the basis of multilevel converters. 
In this appendix, the principle operation of the converter is explained and the design process 
is optimized by following the same path for two-level PFC as explained in Chapter  3 and  4.
The inductor will be designed for the converter using the general approach which is presented 
in Chapter  3. The layout design in this case will be more complicated in comparison with the 
two-level PFC. The converter is a 10 kW hybrid three-level three-phase active neutral point 
clamped (ANPC) which utilizes both GaN and Si switches. In this case, several challenges is 
addressed and studied as follows: 
x To identify a suitable topology which utilizes the best out of GaN switches which are 
commercially available; 
x To design a proper layout, especially for the GaN drivers; 
x To extend the proposed methodology of two-level PFC (Chapter  3 and  4) to the new 
topology;
x To compare the achieved results of two-level and multilevel with two different 
technologies of WBG devices, SiC and GaN, respectively. 
1.4. List of publications 
Many of the scientific results obtained in the project have been published in the form of peer 
reviewed conference and journal papers. The published papers form an integral part of this 
thesis and are included in the Appendix B. The list of publications is arranged according to 
the published year. They are listed as follows: 
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Fig.  1.1: The overview of the thesis structure (*These two papers are not listed in Appendix B but listed in list of 
publications). 
1. A. Kouchaki, M. Nymand, "Analytical Design of Passive LCL Filter for Three-phase 
Two-level Power Factor Correction Rectifiers," in IEEE Transactions on Power 
Electronics, submitted, under review.  
2. A. Kouchaki, R. Lazar, J.L. Pedersen, M. Nymand, "5 kW Bidirectional Grid-
Connected Drive using Silicon-Carbide Switches: Control," 2017 IEEE Applied 
Power Electronics Conference and Exposition (APEC), Tampa, Florida, 2017. 
3. A. Kouchaki, R. Lazar, J.L. Pedersen, M. Nymand, "High Frequency Three-Phase 
PWM Grid Connected Drive Using Silicon-Carbide Switches," IEEE Southern Power 
Electronics Conference (SPEC’16), 5-8 December 2016.  
4. A. Kouchaki, M. Nymand, R. Lazar, "Non-iterative, Analytic-based Passive LCL
Filter Design Approach for Three-phase Two-level Power Factor Correction 
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Converters", Power Electronics and Applications (EPE'16 ECCE-Europe), 2016 18th 
European Conference on, Karlsruhe, 2016, pp. 1-10. 
5. A. Kouchaki and M. Nymand, "LCL filter design for three-phase two-level power 
factor correction using line impedance stabilization network," 2016 IEEE Applied 
Power Electronics Conference and Exposition (APEC), Long Beach, CA, 2016, pp. 
2382-2388.
6. A. Kouchaki and M. Nymand, "Inductor design comparison of three-wire and four-
wire three-phase voltage source converters in power factor correction applications," 
Power Electronics and Applications (EPE'15 ECCE-Europe), 2015 17th European 
Conference on, Geneva, 2015, pp. 1-10. 
7. A. Kouchaki, N. F. Javidi, F. Haase and M. Nymand, "An analytical inductor design 
procedure for three-phase PWM converters in power factor correction applications," 
2015 IEEE 11th International Conference on Power Electronics and Drive Systems,
Sydney, NSW, 2015, pp. 1013-1018. 
8. F. Javidi, A. Kouchaki and M. Nymand, "A simple core loss modeling for three-
phase PWM voltage source converters," Industrial Electronics Society, IECON 2015 - 
41st Annual Conference of the IEEE, Yokohama, 2015, pp. 003063-003068. 
9. F. Haase, A. Kouchaki and M. Nymand, "Controller design and implementation of a 
three-phase Active Front End using SiC based MOSFETs," 2015 9th International 
Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia), Seoul, 2015, 
pp. 2681-2687. 
10. F. Haase, A. Kouchaki and M. Nymand, "A low cost rapid prototype platform for a 
three phase PFC rectifier application," Industrial Technology (ICIT), 2015 IEEE 
International Conference on, Seville, 2015, pp. 2024-2029. 
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2. State of the art  
The purpose of this chapter is to present an overview of the present state of the art of three-
phase PWM power factor correction (PFC) rectifiers/three-phase voltage source converters 
(VSCs). Recent published literature primarily in the form of journal papers, conference 
papers and tutorial notes, has been searched and analyzed to establish the state of the art. The 
main focus has been to identify publications presenting technical results, preferably supported 
by experimental results and useful for or related to the overall specification defined for this 
project.
For many years, ac-dc converters have vastly been investigated from different aspects such as 
topology, switching patterns, control, design at the components level, harmonic analysis, and 
etc. By emerging the new type of power semiconductors as wide band gap devices, the 
attention on employing these switches for PFC applications or generally PWM VSCs is 
increased. Consequently, a significant amount of scientific literature has been published on 
the subject. To best be able to provide a fair comparison for this study, the following 
categorization is presented for the state of the art: 
x The overall optimization and design of ac-dc converters, which can be two-level or 
multilevel with different topologies, the focus not being on the topology, but on the 
conversion efficiency  [16]- [29]; 
x Optimization at the component level including the inductor core material, the boost 
inductor loss and/or size minimization  [30]- [33] and  [39]- [44];
x Filter design  [45]- [65] and stability of grid-connected converters  [66]- [76].
Although, this PhD work utilizes wide-band gap devices for implementation, the focus is not 
on studying the technology behind these devices but on implementing and comparing the 
attainable performance with the current state of the art in PFC rectifiers.  
Papers published as part of this project are not, of course, included in the state-of-the-art 
analysis but are attached in Appendix B.  
2.1. Three-phase voltage source converters 
Most research to date has focused on the efficiency of the converter only considering 
switching and conduction losses. Unfortunately, very few papers have been published on 
optimization of the whole converter with respect to high efficiency. Here, papers on 
efficiency and the supporting experimental results will be discussed.   
A 10 kW SiC based three-phase boost PFC with 6 discrete SiC switches has been made and 
addressed in  [16]. The optimum switching frequency is suggested to be 40 kHz. The 
converter is connected via an LCL filter to the grid. The maximum efficiency in the rectifier 
mode reported in this paper is 98.75% at half load and 98.65% at full load for 600 V dc link 
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voltage. The efficiency in the inverter mode is slightly lower than in the rectifier mode. Fig. 
 2.1 shows the schematic of a two-level three-phase boost PFC rectifier with an LCL filter. 
In  [17], a 10 kW two-level three-phase SiC based boost grid-connected converter has been 
investigated. The converter is designed with an LCL filter for fulfilling the grid regulations. In 
the design, the three-phase SiC MOSFET module has been used at a switching frequency of 
16 kHz. A ferrite core is utilized for the high frequency converter-side inductor. The 
measured efficiency shows a maximum of approximately 99% around 50% of the nominal 
load. The dc link voltage is 580 V. 
Paper  [18] reports the design of a 5 kW fully SiC JFET-based three-phase boost converter 
operating at 48 kHz. The maximum achieved efficiency is lower than 98%. Increasing the 
load reduces the efficiency and this reaches a minimum of 97.5% at full load. This paper, 
however, has not also specified the filter specifications and the associated losses. 
Three different 10 kW converters have been designed with various criteria including size and 
efficiency in  [19]. The high efficiency converter design has already been explained in  [17].
The minimum size is achieved by increasing the frequency to 80 kHz but the efficiency 
reduces from 99.1% to 98.2 % while the power density increases from 0.94 kW/dm3 to 5.23 
kW/dm3.
In  [20],one diode at the output of the converter is added to improve reliability and provide 
zero voltage transition. The test condition for a 5 kW converter using IGBT switches are: 180 
V rms input, 350 V dc link output and 50 kHz switching. The maximum efficiency is 97% 
and the minimum is 96.5%. According to the efficiency curve, it can be said that the 
converter has been oversized because the maximum efficiency occurs at full load. 
Fig.  2.1: The schematic of a two-level three-phase PFC rectifier with LCL filter. 
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TABLE  2-1: Efficiency comparison of the recent stat of the art. 
Paper Power Topology Switch type DC link voltage (V) 
Switching
frequency (kHz) 
Peak 
efficiency (%) 
 [21] 5 kW 
Buck 
CoolMOS 400  18  98.8 
 [22] 1 7.5 kW IGBT 400  28 98.5
 [16] 10 kW 
Boost 
SiC MOSFET 600  40 98.75 
 [17] 10 kW SiC MOSFET2 580  16 99 
 [18] 5 kW SiC JFET - 48 98 
 [19]  10 kW SiC MOSFET 600  80 98.2 
 [20] 3 5 kW IGBT 350  50 97 
 [24]5 3 kVA NPC SJ MOSFET4 720  20 99.3 
 [27]5 5 kW Six-pack SiC MOSFET2 650  10 98.5 
1The liquid cooling has been used in this converter. 
2Six-pack SiC MOSFET module has been used in this design. 
3A diode has been put in series at the dc output of the converter. 
4Super-junction.
5Only switching device losses. 
Paper  [21] presents a 5 kW three-phase buck converter with a 400 V dc link voltage. The 
reported conversion efficiency is 98.8% achieved with CoolMOS with a minimum of 97.6% 
at 10% of full load. 
A 7.5 kW three-phase buck converter with the output dc link voltage of a 400 V has been 
reported in  [22]. The efficiency at full load is 98.5 % with a liquid cooling system. The 
switching frequency is set to 28 kHz using SiC switches. This paper also addresses the ac 
inductor design including finding a suitable material for the inductor. According to the power 
rating, inductance size, and the wire size different core materials have been compared. Nano-
crystalline core has been suggested for the high frequency inductor. 
In  [23], a 10 kW T-Type converter has been tested at switching frequency swept between 4-
48 kHz. The focus of this paper is on the switching and conduction loss and its comparison 
with conventional three-phase converters.
TABLE  2-1 summarizes the useful information obtained from the literature search, with 
focus on the converter specifications and the overall efficiency.
2.2. Optimization on component level: inductor and core material 
Optimization of the converter efficiency requires optimization with respect to every 
component. This section is focused on inductor design for grid-connected PWM voltage 
source converters (VSCs).
The electrical and thermal performance of the hard switched boost PFC is heavily dependent 
on the characteristics of the switching devices and boost inductor  [30]. Magnetic and inductor 
design entail trade-offs: a saving in one area can make things worse elsewhere with an overall 
change in harmonics or efficiency. Thus choosing the optimum is critical for minimizing the 
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overall loss. Improving the efficiency of the inductor highly depends on core material and 
inductor winding method. 
There are various core materials that are commercially available such as ferrite, powder, 
powder core, amorphous, Nano-crystalline, and etc. Any of these core materials has different 
specifications and can be suitable for the PFC inductor according to the power level, current 
ripple frequency, magnitude of current ripple.  
In  [31], three different core materials have been compared for the main inductor [Lc in Fig. 
 2.1] used in two-level three-phase PFCs: i) Ferrite (EPCOS), ii) Amorphous, and iii) Powder 
core-Kool-Mȝ. The power rating of the converter is 20 kW and the switching frequency is 
swept from 5 kHz to 80 kHz. Ferrite cores offer lower saturation flux density and low 
maximum hot spot temperature. Although, ferrites do provide lower core loss, the energy 
storage capability is the lowest compared to the others. In addition, the permeability and loss 
of ferrites are highly dependent on the temperature  [33].
An unidirectional 1.2 kW CCM single-phase boost rectifier has been designed in  [30] to 
compare the performance of two different core materials, ferrites and powder iron. Ferrites 
are preferred for inductors subject to a large current ripple. The fringing fields near the air gap 
impose an additional design constraint on the winding of the inductor. Powder iron cores also 
suffer from thermal aging problems, unless the core loss is limited to very low values.   
Powder cores suffer less from thermal aging and hot spotting in the core compared to powder 
iron cores. MPP-Powder core has a better inductance independency to dc magnetization and 
the lowest core loss among other powder cores such as Kool-Mȝ, High-Flux, and Mega-Flux 
 [32]- [34]. However, MPP cores have lower saturation flux density compared to the other 
powder cores.
Amorphous shows a higher core loss than ferrite, despite offering higher saturation flux 
density compared to ferrite and Kool-Mȝ. Like the Kool-Mȝ materials, amorphous also 
features a soft roll-off of the B-H curve. This feature can be utilized to decrease the inductor 
volume by means of allowing the inductance to fall by a certain percentage at peak current 
 [31]- [33].
In  [33], it is concluded that the best trade-off between size and core loss is attainable using 
the amorphous core. The Sendust (such as Kool-Mȝ) material can be adopted for high ripple 
conditions since the loss remains relatively constant despite increasing the ripple of magnetic 
field intensity. Moreover, the powder materials are good candidates for PWM filters, 
especially at high ripple currents. However, this paper has not considered the effect of power 
level on selecting the optimum material.  
To summarize the literature review, TABLE  2-2 is listed the magnetic materials properties. 
Although, TABLE  2-2 gives a clear picture on what type of material can lead to lower core 
loss, the power level of the magnetic component can change the priorities. For instance,  
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TABLE  2-2: Comparison between magnetic core materials. 
Core type and manufacturer Material Bsat (T) 
Core loss density(W/mm3)
@0.1T, 50 kHz 
Powder core- Magnetics  [34] 
MPP-60ȝ 0.7 357.1 f 1.12B 2.05= 255  
KoolMȝ-60 1 193 f 1.29B 2.01= 300  
High Flux 1.5 492 f 1.32B 2.22=518  
Ferrite- Ferroxcube  [35] 3C92 0.46 60 
Ferrite-TDK  [36] PE90 0.43 25 
Amorphous-Hitachi Metals  [37] 2605SA1 1.56 46.7 f 1.51B 1.74= 313 
Powder iron- Micrometals  [38] Mix-26 1.38 1800 
ferrite cores offer the lowest core loss density but depending on the number of turns it may 
yield a larger copper loss. Or the core loss in ferrite core may drastically increase due to the 
dc magnetization effect depending on the current ripple and power level. In Chapter  3, an 
appropriate core material will be chosen to have a balance between the core and copper loss, 
therefore to achieve an optimum design for the inductor. 
2.3. Filter design 
This section is divided into the following categorizations:  
i) Filter parameter design including damping method (i.e. passive and active damping):  
Filter design has largely been investigated for grid-connected VSCs. The main objective of 
employing the filter is to fulfill the grid regulations (e.g. IEEE 519  [9] and  [43]). Among 
numerous papers in this area  [45]- [65], several papers that are mostly related to the PhD work 
have been selected and studied  [45]- [50] in the following. 
A general and step-by-step approach for designing LCL filter of grid-connected rectifiers has 
been introduced in  [45]. Control design and the impact of employing LCL filter on controller 
and its performance are also discussed in this paper. The grid-side inductance value is chosen 
as a function of the converter-side inductor. However, choosing the converter-side inductance 
value is not explained. Another iteration based solution for designing LCL filter has been 
developed in  [46]. A margin for the converter and grid side inductance values is presented 
according to the operation principle of the converter and the filter resonant is damped by an 
active method. Optimization of LCL filters with passive damping in terms of loss and size has 
been investigated in  [48]- [51]. In  [48] and  [49], the damping branch is configured as shown 
in Fig.  2.1 and the damping resistor is designed to reduce the power losses and provide a 
proper damping. Different passive damping configurations are investigated in  [50]. The 
tradeoff between the effectiveness, the simplicity, and the power dissipation of different - 
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TABLE  2-3: Filter parameters by different method for 5 kW, 50 kHz three-phase VSC.  
Paper Converter-side inductor (ȝH)
Grid-side
inductor (ȝH)
Filter
capacitor (ȝF)
Damping 
resistor ()
fres
(kHz)
 [45] 600 600 5 2.5 4.11 
 [47] 600 200 5 8 5.82 
 [49] 763 300 5 12 4.85 
 [50] 540 540 5 18 4.33 
damping configurations, the damping in this work will be as shown in Fig.  2.1. In TABLE 
 2-3, a summary of the presented papers is provided. The filter configuration with RdCd
passive damping is shown in Fig.  2.1. This table lists the calculated LCL filter parameters by 
the papers for specific converter parameters which will also be studied in this PhD work. The 
converter is a 5 kW three-phase VSC with 45 kHz switching frequency, 230 V line voltage, 
and 700 V dc link voltage. 
In Chapter  3, an LCL filter will be designed for the converter with the mentioned 
specifications and will be compared with TABLE  2-3.
ii) Controller and Stability analysis:
After designing the filter, converter control stability by considering different grid conditions 
needs to be studied  [45]- [55], [60], [61], [72]- [77]. The stability analysis has been categorized 
into two methods, impedance-base and passivity-based analysis  [73]. According to these 
different methods, the stability of the controller for employing active or passive damping is 
also studied for different grid conditions in  [61], [68], [76], and  [77]. In this work, the 
controller stability is analyzed using the impedance based analysis. Moreover the intention 
for controller design in this work is not to improve the existing methods or suggest new 
approaches. It mainly focuses on using the most suitable method for analyzing the impact of 
different controllers on the conversion efficiency. Two controllers are used in this thesis, PI 
controller in the rotational reference frame and PR controller in the stationary reference 
frame. For design purpose,  [45]- [46] for PI and  [69] for PR are used. 
2.4. Summary 
The summary of the state of the art deduced from the literature search is as follows: 
x The conversion efficiency of the most recent publications is studied and the 
specifications of each converter are collected. This provides a fair comparison 
between the current state of the art and this PhD research work. 
x In many of the publications, comparisons between different core materials for 
different applications have been made. The impact of the power range on the optimum 
selection of these core materials for any specific application has to be considered. 
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According to the converter specifications in next chapter, using core characteristics 
give an appropriate core material. 
x Most often, the designing methods of LCL filters yield an oversized and the final 
method is based on iteration. The current and voltage behavior of the filter parameters 
based on the switching pattern of the converter has not been studied for identifying an 
optimum filter in terms of loss/size.  
x Due to the effectiveness, simplicity and relatively low power dissipated in the 
damping of an LCL with a resistive-capacitive damping branch, in Chapter  3 the same 
filter and damping will be used.  
x Although the control of grid-connected converters is vastly studied in the literature, 
the impact of different controllers and their parameter settings on the overall 
efficiency of the converter has not been studied. 
CHAPTER II- STATE OF THE ART
14 
CHAPTER III- TWO-LEVEL THREE-PHASE PFC  
15 
3. Two-Level Three-phase Power Factor Correction Rectifier 
3.1. Introduction  
In this chapter, two-level three-phase PWM voltage source converter (VSC) in power factor 
correction applications (PFCs) is thoroughly analyzed to achieve high conversion efficiency. 
After describing the system, step by step design of an LCL filter will be presented. The 
objectives for designing the filter parameters are: 
x To optimize the required filter parameters to have relatively small and high efficient 
filter at operating switching frequency.  
x To present a generalized model for filter design which can also be used for designing 
a filter for a three-level converter [see Appendix  A].
By obtaining the required filter parameters which successfully fulfill the grid regulations (see 
section  3.2), the loss distribution in a silicon-carbide (SiC) based three-phase VSC will be 
analyzed.
3.2. System description 
In Fig.  3.1, the schematic of a two-level three-phase power factor correction rectifier (PFC) is 
shown. The converter is a 5 kW SiC based two-level three-phase PWM PFC rectifier and its 
specifications are listed in TABLE  3-1. The grid regulations have directed the grid connected 
converters to provide a good current harmonic performance. Therefore, a high order filter 
such as LCL filter is required to fulfill the grid regulations. The harmonic current injection 
limit for grid-connected system where the rated voltage at point of common coupling (PCC) 
[see Fig.  3.1] is 120 V to 69 kV is recommended by IEEE 519 standard. These current 
harmonic limits are listed in TABLE  3-2.
The filter configuration shown in Fig.  3.1, consists of the converter-side inductor (Lc), the 
grid side inductor (Lf), and the filter shunt branch shown with ZCf. All the inductances are 
shown with impedance, because the resistive behavior of the reactive components is also 
included in the analysis. The filter shunt branch can be replaced with different combination of 
passive elements.  
TABLE  3-1: General system specifications and base values for per-unit system. 
Variable Description Value 
Pnom Nominal power (kW) 5 
Vac Phase source voltage- rms (V) 230 
Vdc DC link voltage (V) 565-700 
fg Grid frequency (Hz) 50 
Zg Grid impedance () 20%×Zb1
1The maximum grid impedance has been calculated by maximum short circuit current at PCC using IEEE-519 standard. 
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TABLE  3-2: Maximum current harmonic distortion in percentage of rated current according to IEEE519. 
Harmonic order 5 7 11 13 17 19 23h<35 h 35
Ih/Ig*,**(%) 4 4 2 2 1.5 1.5 0.6 0.3 
*Even harmonics are limited to 25% of the odd harmonics.  
**Ig: maximum grid current and Ih: grid current harmonic. 
3.3. Filter design  
In this section, filter parameters will analytically be designed to achieve an optimum filter as 
well as a general method for designing filter.  
For further analysis several assumptions have to be taken as follows:  
1) The grid voltage is balance. Therefore, analysis is presented for only one phase (e.g. 
phase ‘a’);
2) The switching frequency is much higher than the grid frequency (i.e. fsw >> fgrid);
3) The modulation scheme is sinusoidal pulse width modulation (SPWM); 
4) The modulation is center-based pulse width modulation. 
The equivalent single-phase circuit can be depicted as shown in Fig.  3.2. The filter voltage is 
found as follows: 
   filter ( ) PCC anv t v t v t  ( 3.1)
where vfilter and vPCC are the filter and PCC voltage, respectively. van can be expressed as a 
function of the common mode voltage (vnN) and the ac link voltages.
         ( ) 1 2 1 13 3 3 3an aN nN aN bN bNv t v t v t v t v t v t     ( 3.2)
where vxN is the ac link voltage of phase x (x = a, b, c). 
Fig.  3.1: The schematic of a two-level three-phase PFC. 
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Fig.  3.2: The generic equivalent circuit of the filter. 
The fast Fourier transform (FFT) of the ac link voltage for “phase a” is derived based on the 
Bessel function for a naturally sampled SPWM (i and j are carrier and base-band index 
variable, respectively) and based on ( 3.2) the converter voltage FFT can be derived as follows 
 [10]: 
  > @
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4 1cos sin ( )
2 2
dc
an dc a g n a
i j
Vv V m t J i m i j Q t
i
S SZ S
f f
  f
§ · § ·  ¨ ¸ ¨ ¸© ¹ © ¹¦ ¦ ( 3.3)
where ma is the modulation index, Vdc is the dc link voltage, Ȧg is the fundamental angular 
frequency, and Q(t) is as follows: 
  ( ) cos ( )13sw gQ t i j t P tZ Z   ( 3.4)
        ( ) cos cos 2 / 3 cos 2 / 3sw g sw g sw gP t i j t i j t n i j t nZ Z Z Z S Z Z S        ( 3.5)
Ȧsw is the switching or carrier angular frequency. 
According to ( 3.3), it can be seen that the largest converter voltage harmonics happen at side-
band of carrier frequency where j = ±2 and i = 1 and this voltage reduces at multiple of carrier 
frequency (i.e. i = 2, 3…). Therefore, the main concern for designing the filter is fsw±2fg  [10].
3.3.1. Converter-side inductor 
Since minimum required inductance value depends on modulation index, following analysis 
is divided into linear modulation and overmodulation. 
3.3.1.1. Linear modulation region 
Generally, to fulfill the grid regulations, relying on converter-side inductor results to a bulky 
and expensive solution which is out of the objective of this project. Therefore, increasing the 
order of the filter could potentially reduce the overall size of the filter and accordingly losses. 
If filter is designed correctly, the voltage after the converter-side inductor is essentially 
sinusoidal and the amplitude is close to PCC voltage (very small voltage drop on Lf).
Therefore, it can be said that the converter-side inductor voltage is independent from the filter 
configuration and converter voltage (i.e. van) determines the minimum required inductance 
value  [46]. Hence, the circuit shown in Fig.  3.1 can be simplified to Fig.  3.3(a) where vC is 
the voltage across the shunt branch.  Then, in ( 3.1) instead of filter voltage, inductor voltage 
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can be replaced and instead of vPCC, vC. Fig.  3.3(b) shows the inductor voltage and the 
resultant current which flows through the inductor. As this figure indicates, inductor voltage 
shows a repetitive pattern in each quarter of grid period. There are two time intervals that the 
inductor voltage has similar behavior. Since, vC is sinusoidal, it can be concluded that this 
pattern is generated by van.
The first interval is when the reference voltage of “phase a” is between the other phases (i.e. 
0 < Ȧt < ʌ/3). The next interval is when the reference voltage of “phase a” is larger than the 
other references (i.e. ʌ/3 < Ȧt < ʌ/2). Using the general expression of inductor voltage, the 
average value of the current ripple can be found for region I and II. The detail procedure of 
deriving the average current is explained in Appendix B1 and Appendix B2. 
   ( )
cL C an
v t v t v t   ( 3.6)
   ( ) C an
c
v t v t
i t t
L
'  ' ( 3.7)
This observation also illustrates that in each time interval, there is a maximum current ripple. 
For the first time interval, the maximum current ripple happens at zero crossing (i.e. Ȧt = 0). 
The reference voltage of phase a, b, and c are 0, maVmsin(-2ʌ/3), and maVmsin(2ʌ/3), 
respectively. The maximum current ripple for the second interval happens at peak current (i.e. 
Ȧt = ʌ/2). Reference voltage of phase a is maVm and for phase b and c are -maVmsin(ʌ/6).
(a)
(b) 
Fig.  3.3: (a) Simplified schematic of three-phase grid-connected voltage source converter, (b) the inductor 
current and voltage waveforms. 
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(a) (b) 
Fig.  3.4: (a) current ripple at zero crossing and (b) current ripple at peak current. 
As a result, maximum current ripple in each interval is calculated as follows: 
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Maximum current ripple occurs at peak of the current when ( 3.10) is correct.
23 1dc
m a
V
V m
§ ·d ¨ ¸© ¹ ( 3.10)
By simplifying ( 3.10), the maximum current ripple happens at peak of the current when ma 
0.845. The complete procedure of calculating the current ripple for this system is explained in 
Appendix B1 and Appendix B2. 
3.3.1.2. Overmodulation  
The analysis provided in the previous section is focused on the linear modulation of SPWM. 
Reducing dc link voltage is beneficial for both reducing the inductance value and therefore 
reducing size of the filter and also reducing the switching loss. As it is seen from ( 3.8) and 
( 3.9), the inductance value is directly a function of dc link voltage. There are different 
methods that expand the linearity of the modulation such as third harmonic injection PWM 
(THPWM) and space vector PWM (SVPWM). Here, the current ripple at zero crossing and 
peak current for THPWM is studied. The details of current ripple determination for THPWM 
are fully explained in Appendix B1.
Similar to the analysis for linear modulation, the current ripple at zero crossing and peak of 
the current are analyzed which is shown in Fig.  3.5(a) and (b), respectively. 
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(a) (b) 
Fig.  3.5: The current ripple for THPWM (a) at zero crossing (ma = 2/¥3) and (b) at peak of the current. 
According to the current ripple waveform shown in Fig.  3.5(a), the inductance value for 
maximum modulation index in THPWM (ma=2/¥3) is found as: 
6
dc
c
sw
VL
f i
 ' ( 3.11)
Interesting point that can be drawn from ( 3.11) is that if in ( 3.8) instead of modulation index 
the maximum modulation index in THPWM or SVM is replaced (i.e. ma=2/¥3) then ( 3.11) is 
obtained.  Therefore, it can be concluded that ( 3.8) is a general equation for current ripple at 
zero crossing of a two-level three-phase PFC using continues PWM such as SPWM, 
THPWM or SVM.  
The same procedure can be done for the peak current and its current ripple for THPWM as 
following. To utilize the most of dc link m3 (which represents the modulation index for the 
third harmonic) should be equal to one-sixth of modulation index and to have low switching 
loss m3 is set to one-fourth of modulation index  [10] and  [78]- [80]. Therefore, to have a 
general expression for current ripple at peak current the term m3 will be kept as it is. Fig. 
 3.5(b) shows the current ripple at peak current in one switching cycle. 
By referring to Appendix B1, the current ripple for the peak current in THPWM is obtained 
as follows: 
3
3 1
6 2
dc a
a
c sw
V mi m m
L f
§ ·'   ¨ ¸© ¹ ( 3.12)
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Unlike ( 3.11) which is not dependent on the modulation index, ( 3.12) is a function of 
modulation index. Moreover, comparing ( 3.11) and ( 3.12) demonstrates that the current 
ripple at peak current for overmodulation is smaller than zero-crossing current ripple. This 
confirms that since in overmodulation ma is larger than 0.845 then certainly the current ripple 
at zero crossing is dominant. 
3.3.1.3. Three-wire PFC and four-wire PFC 
In line with the main objective of the project, the impact of connecting dc link midpoint to 
star point of the filter on boost inductor size and converter efficiency is studied and presented 
in Appendix B3. The conclusion of this comparison can be summarized as follows: 
x Inductance value for the four-wire PFC is larger than the one for three-wire PFC. 
x Maximum current ripple in three-wire PFC depends on modulation index for linear 
modulation while in four-wire is not a function of modulation index. 
x Current harmonic behavior of four-wire PFC is similar to the single phase PFC in 
which the main harmonics happens at switching frequency. 
x Minor B-H loops generated by the current ripple in inductors in both converters are 
different and in four-wire it is easier to generalize the high frequency core losses. 
More details on core loss calculation of four-wire PFC have been mentioned in 
Appendix B8. 
x The overall efficiency of the three-wire converter is higher than four-wire converter 
with an identical current ripple limit. 
3.3.2. Filter capacitor 
Position of the current and voltage sensors in grid-connected voltage source converters can 
affect the power factor and the control. Converter synchronizes itself with grid voltage, so 
voltage sensor must be positioned on grid side  [53]. However, current sensor can be 
positioned either at grid side or converter side  [53]. If the current sensor is positioned at the 
grid side then the outcome of controller is a voltage and current in phase. On the other hand, 
power factor cannot be one when current sensor position is at the converter side. But this 
configuration provides a good fault protection for the converter. Besides, in controller which 
will be explained later, the phase shift between grid voltage and current can be compensated 
 [12]. Fig.  3.6 shows single-phase diagram of an LCL filter for both sensors positions along 
with their vector diagram. In the first case, the converter is seen as a capacitive load for grid 
and in the second sensors position, it is pure resistive. For this PhD work, the sensors are 
positioned as shown in Fig.  3.6(a).
The phase difference between Ig and VPCC can be achieved as follows (in steady-state 
condition, fg = 50 Hz): 
2 2
1
1 1
f g
g PCC
f f g f f g
C
I I jV
C L C L
Z
Z Z
§ · § · ¨ ¸ ¨ ¸¨ ¸ ¨ ¸ © ¹ © ¹
( 3.13)
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(a) (b) 
(c) (d) 
Fig.  3.6: The position of the sensors- single phase equivalent circuit of LCL filter (a) voltage sensor at PCC, 
current sensor at converter-side (b) voltage and current sensor at PCC, (c) the vector diagram of first sensor 
position and (d) the vector diagram of second sensor position.  
1tan PCCcurrent f g
VC
I
T Z § · ¨ ¸© ¹ ( 3.14)
This phase difference can be compensated using the control system, however as it is 
mentioned in the literature the limit for the absorbed reactive power by filter capacitor is 
considered 5% of apparent power  [45]. 
,max 0.05g b fZ CZ  , 2b bZ V S ( 3.15)
where Zb, Vb , and S are the base impedance, voltage and apparent power, respectively. 
For capacitor lower limit, high frequency current ripple which flows through the filter 
capacitor needs to be calculated to define the minimum required filter capacitor. Ideally, the 
current ripple flows through the filter capacitor. Therefore, the maximum converter current 
ripple determines the minimum required capacitance value. The minimum required filter 
capacitor can be obtained by ( 3.16) for peak current.  
   ,min 2 1 1 232 mf a ac sw ripple
VC m m
L f V
  ' ( 3.16)
In ( 3.16), Lc is replaced by ( 3.9), then ( 3.16) becomes as follows: 
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1
16
a
f
ripple sw
miC
V f
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Normally, current ripple is considered between 10-30% of nominal current and voltage ripple 
is considered lower than 5% of nominal ac voltage. Replacing these values (k1 for current 
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ripple and k2 for voltage ripple, respectively) in ( 3.17) and normalized it with respect to Cf,max
then the following equation presents the normalized minimum required filter capacitor.  
 1
,min ,max
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f g f
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mkC C
k f
Z ( 3.18)
From ( 3.18) it can be concluded that minimum required inductance is a function of switching 
frequency and modulation index. The derivation method in details is presented in Appendix 
B4 and Appendix B5.
3.3.3. Damping  
From Fig.  3.2, the admittance from converter side point of view is obtained as follows:  
 
    1 g f f ceq an LL L Ci sY v s ZZ Z Z   ( 3.19)
Although putting a resistor in series with filter capacitor is completely against the objective of 
the project, damping provided by the resistor can be extended by minor changes for other 
shunt configurations  [45], [50], and  [57]. To simplify, the admittance can be written for a 
simple damping resistor Rd in series with capacitor Cd as a function of the filter parameters 
(the resistive elements of reactive components are neglected) [see Fig.  3.7(a)].
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The root-locus breakaway point of the transfer function when Rd is assumed to be a gain can 
give the maximum damping resistance [see Fig.  3.7(b)]. The higher limit of damping 
resistance can be found by calculating the breakaway point of root-locus as follows: 
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L L L C
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And the lower limit is found when ȟ = ¥2/2 as follows: 
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To reduce the power loss in the damping branch, filter capacitor Cf will be paralleled with 
RdCd which is shown in Fig.  3.7(c). Root-locus analysis shows increasing the filter capacitor 
needs more damping resistor to damp the resonance which leads to higher loss. But the 
attenuation after resonance frequency gets better.  
Increasing the damping capacitor (Cd) leads to have more stable system and better transient 
response with lower damping resistor. But attenuation after resonance frequency reduces. As- 
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(a) (b) 
Three scenarios (Cf+Cd = cte):
1) Cf = 4Cd , 2) Cf = Cd, 3) Cf = 1/4Cd
(c) (d) 
Fig.  3.7: (a) LCL filter with resistive damping, (b) the corresponding root-locus for finding an optimum damping 
resistor, (c) LCL filter with RC damping, (d) the corresponding root-locus for three different scenarios where 1) 
Cf = 4Cd , 2) Cf = Cd, 3) Cf = 1/4Cd (in all scenarios Cf+Cd is kept constant).  
it is concluded in literature review as well ( [47], [48], [50], and  [57]), the best configuration is 
to keep both filter and damping capacitors equal even-though it brings more losses compared 
to the scenario where Cd is larger than Cf.
Power loss in the damping branch can be calculated using FFT of the current in the damping 
branch. Calculation of loss in damping branch for both cases has been addressed in  [57]. 
3.3.4. Grid-side inductor  
Two methods are derived for calculating required grid-side filter inductance value.  
3.3.4.1. LCL with resistive damping 
The first method is using the filter configuration shown in Fig.  3.7(a). The capacitor ideally 
draws all the high frequency current harmonics. If the damping resistor is correctly chosen, 
the impedance of the damping branch is still smaller than the impedance of the grid-side filter 
inductance at switching side-band frequency [Fig.  3.7(a)]. By adding the damping resistor, 
the grid-side filter inductor voltage is influenced by the current ripple flowing through the 
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(a) (b) 
Fig.  3.8: (a) current and voltage of damping branch and grid-side inductance and (b) magnified maximum 
current ripple and corresponding inductance voltage of grid-side inductance in one switching cycle.  
filter capacitor. As it can be seen in Fig.  3.8(a), the current which flows through the damping 
branch is forming the voltage across it and causes that the voltage across the grid inductor is 
also affected by the damping branch. On the other hand, the converter current shows its effect 
on the grid-side inductor voltage. Fig.  3.8(b) shows the grid current and filter inductor voltage 
in one switching cycle at peak current. The aim is to present maximum current ripple for this 
inductor as shown with ǻig,max as a function of damping resistor.  
The minimum required grid filter inductance value, then, is derived as a function of the 
damping resistor and the converter current ripple as follows: 
Lf,min§  max * 118d asw g
iR m
f i
' ' ( 3.23)
where ǻig* is the maximum allowable current ripple at grid side with respect to the grid 
regulations. Using ( 3.22) and ( 3.23), the values for Lf and Rd can be calculated. The complete 
method of deriving the inductance value for the grid filter has been conducted in Appendix 
B1 and Appendix B5.
3.3.4.2. LCL filter design with LISN 
Designing filter parameters often ends up with oversizing, since the design is for a stiff grid 
or literally for no grid impedance. Therefore, the overall loss in filter increases in despite of 
this fact that the grid impedance is constantly changing. Providing well-defined grid 
impedance which is defined by the standards for choosing filter parameters can be beneficial 
for having an optimum filter and providing repeatable measurements. By introducing the 
WBG switches, the capability of having high frequency converter has increased which means 
the major converter current harmonics drops at high frequency where Line impedance 
stabilizing network (LISN) can provide well-defined impedance.  
As it was mentioned in Section  3.3.1, the major PFC current harmonics happens at side-band 
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Fig.  3.9: Single phase equivalent circuit of the filter at hth harmonic.  
of switching frequency. Besides, using SiC switches has increased the switching frequency 
and then the side-band harmonics will certainly drop in the region that LISN can actively 
provide constant impedance. The equivalent circuit of the filter with LISN is shown in Fig. 
 3.9.
The converter-side inductor and the filter capacitor are derived in the previous sections using 
( 3.8), ( 3.18), and ( 3.22), respectively. To optimally design the grid side filter inductance, the 
equivalent circuit is used and the required inductance value to fulfill the grid regulation is 
achieved as follows: 
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Deriving of ( 3.24) is explained in details in Appendix B4.  
The value of the grid-side inductor using the first method of damping is three times bigger 
than the second damping method. In next section where the loss distribution will be studied, 
the loss different between these two methods will be also discussed. 
3.3.5. Filter comparison 
Two different LCL filter has been designed and results are listed in TABLE  3-3 for a 5 kW 
SiC based three-phase PFC with 45 kHz switching frequency [see Fig.  3.7(a)&(c)] (the 
reason on selecting 45 kHz as switching frequency is explained in Section  3.7). The 
converter-side inductance is independent from the filter configurations, hence using ( 3.8) for 
30% current ripple gives the minimum converter-side inductance for the higher dc link 
voltage (i.e. 700 V, see TABLE  3-1). Eq. ( 3.23) and ( 3.24) are used for determining the grid-
side filter inductance for both filter configurations, respectively. Using damping branch in 
parallel with filter capacitor reduces size of the grid-side filter inductance to 1/3. According 
to ( 3.15) and ( 3.18), the margin regardless of the filter configuration for minimum and 
maximum filter capacitor is determined which is 2.5 ȝF and 5 ȝF, respectively. Based on the 
lower margin defined in ( 3.22), the damping resistor for LCL with Rd is calculated. The 
damping resistor for LCL with RdCd is also determined using root-locus analysis-scenario 2-
shown in Fig.  3.7(d). TABLE  3-3 is the summary of designed filter for both configurations.  
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TABLE  3-3: Comparison of designed filter between two presented methods in this work. 
Method Lc (ȝH) Lf (ȝH) Cf (ȝF) Cd (ȝF) Rd () Ploss,damping(W) @ Full power 
Presented in Appendix B5 
580 
320 0 5 11 4 
Presented in Appendix B4 100 2.5 2.5 10 0.815 
According to the parameters, the second design will lead to higher efficiency and therefore it 
will be used for the final converter design.
3.4. Layout design 
Different layouts have been designed in this project and finally the optimum layout has been 
taken which lead to higher conversion efficiency. The driver voltage for turn on and off has 
been kept +15 V for turning on and -5 V for turning off  [81]. In the beginning of the project, 
the driver from Cree was used  [82]. However, to place the driver as close as possible to the 
switches for reducing the gate inductance, the driver layout changed. 
The drive layout is also modified to provide proper shielding to the gate driver circuit to 
avoid any noise injection at the gate of SiC MOSFETs. The parasitic inductance in the whole 
converter is reduced as much as possible to avoid any voltage spikes for the SiC MOSFETs. 
Although, SiC MOSFET switches have relatively low charges compared to alternative Si 
MOSFET, the fast transient current during each switching instant can cause ringing in the 
circuit. In order to reduce the parasitic inductance, ground and power planes or traces as well 
as the decoupling capacitors are placed as close as possible to switches. In half bridge 
configuration, the connection between the top and bottom switches (i.e., high side and low 
side switches) is maintained very short by keeping them back to back on the PCB. Modular 
design has been constructed in this layout to make sure the conditions for all phases are 
identical.  
The positive and negative dc rails are placed on top of each other to confine the filed in a very 
small area. In addition, since the plates are wide and short the ac resistance of the plate is 
reduced. The loop is also small and the parasitic inductance of each plate is also reduced.  
The efficiency has increased by introducing the new layout. The efficiency curve which has 
been shown in Appendix B3, results in the peak efficiency of 98.6%. In the new design, the 
layout and inductors have been modified to achieve the peak efficiency of 98.95% which will 
be explained in Chapter  4.
3.5. DC link capacitor  
DC link capacitance value has been calculated according to the presented method in  [85]. The 
dc link capacitor is facing high frequency voltage ripple coming from switching pattern and 
its value can be affected by the modulation scheme  [85]- [86]. Furthermore, the capacitance  
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Fig.  3.10: Schematic of the dc link capacitor. 
has to be sufficient to keep the dc link voltage constant during the transient. Because, the 
delay introduced in signal measurements can cause noticeable transient for the dc link 
voltage.
The minimum filter capacitance for 5% voltage ripple and voltage measurement delay time of 
1 msec is 100 ȝF. To reduce the ESR of the dc link capacitor, Film capacitor has been used 
and 6 of them are paralleled. To provide middle point connection for the dc link two 
electrolytic capacitors are added in parallel with two film capacitors. The final dc link 
capacitance value is 144 ȝF. The dc link capacitor configuration is shown in Fig.  3.10.
3.6. Loss distribution  
In this section, loss distribution in two-level three-phase PFC will be explained. Core loss and 
copper loss in filter inductors and damping power loss in damping branch will be calculated. 
The conduction loss after determining the converter-side inductor is also explained and 
finally the switching loss is achieved. 
3.6.1. Inductor loss 
According to the literature review and TABLE  2-2, although MPP core has lower saturation 
flux density compared to other powder cores, it offers lower core loss. In addition, the effect 
of dc magnetization on core loss is very small in this type of core. Therefore, MPP core has 
been utilized for design of high frequency inductor in this work (i.e. Lc). During the process 
of design, a great attention has been dedicated to the saturation flux density, size and number 
of winding turns to avoid saturation and increasing the ac copper resistance. The 
specifications of the inductor are shown Fig.  3.11(a).
Due to the effect of dc magnetization (i.e. change in permeability), the inductance value 
changes by the fundamental grid frequency current as it is shown in Fig.  3.11(b) for different 
load conditions. As it can be seen, no-load inductance value is 870 ȝH and when the current 
is lower than 2 A the inductance value will be the same. As soon as the instantaneous current 
increases more than 2 A, the inductance value starts to decrease. The full load inductance is  
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(a) (b) 
Fig.  3.11: (a) wiring of the core, and (b) the inductance change through fundamental frequency of main current 
for different loads.  
about 580 ȝH. This variable inductance value causes the profile of the current ripple to 
change.
As it is proved in Appendix B2, the ac copper loss is not critical for the high frequency 
inductor Lc. Therefore the winding is selected to be solid wire. However, a great 
consideration is taken to keep the windings layers not more than two as shown in Fig.  3.11(a)
to make sure that the ac resistance does not increase more than three times of the dc copper 
resistance. The conclusion of the calculated ac resistance can be summarized as follows: 
x The number of layer in toroidal core needs to be kept as low as possible not more 
than two layers. 
x Although the ac resistance is high at switching frequency and its multiple, since the 
current harmonic at these frequency is small compared to the fundamental current, the 
corresponding ac copper losses are negligible compared to the fundamental current 
harmonic. On the other hand, for designing of the inductor for three-phase PFC, solid 
round wire is perfectly suitable. This finding is also confirmed by  [84]. 
To calculate the core loss, loss map method has been used  [39], [87] and  [88]. This method 
has been explained in Appendix B2 and Appendix B8.
3.6.2. Switching loss 
Device capacitance (i.e. CGS, CGD, and CDS) plays an important role in determining the energy 
loss during each switching transition. The required charge at turn-on and turn-off state 
determines the capacitance losses in switches. Due to the non-linearity of the gate-drain 
capacitor, the output capacitor (COSS = CDS + CGD) is also nonlinear.  
To calculate the capacitive switching loss, the output charge must be calculated. In device 
datasheet, normally the output charge has given for a specific test condition and drain-source 
voltage which might be different from the test condition of the converter. Therefore, this 
value needs to be calculated for the operating voltage of the converter as in ( 3.25).
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TABLE  3-4: Comparison between SiC and Si MOSFETs (1200 V, 30 A). 
SiC MOSFET  [89] Si MOSFET  [90] 
RDS(ON) 80m 350 m
Ciss (pF) 525 22500 
Coss (pF) 134 950 
Qg(nC) 49.2* 310** 
* Vds = 800 V, ID = 20 A, Vdrive = 0/20 V. 
**Vds = 800 V, ID = 12.5 A, Vdrive = 0/10 V. 
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V
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where, V is the drain-source voltage (i.e. for this converter is dc link voltage) and Coss(v) is 
the variant output capacitance of the device with instantaneous drain-source voltage. By 
modifying the output charge of the switch, capacitive loss can be calculated as follows: 
. @
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2 DScap oss V DS sw
P Q V f ( 3.26)
In addition to capacitive loss, turn-on and turn-off loss during the transition also composes 
part of the loss in the whole converter. However, due to the fast switching transient of current 
and voltage of SiC devices, the loss due to the capacitive loss is larger than this transition. 
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( 3.27)
Another loss which contributes to the switching loss is drive loss. SiC devices have very low 
gate drive losses due to the small input capacitance (Ciss). The comparison between two 
switches one SiC and other Si MOSFET shows the difference between the characteristics in 
TABLE  3-4. Drive loss in the device is given as follows: 
drivedrive sw GP V f Q ( 3.28)
where, Vd is the gate drive reference voltage, fsw is the switching frequency and QG is the total 
gate charge.
The other loss in switch is the conduction loss which is calculated as follows: 
2
.cond DS DP R I ( 3.29)
Therefore, the power dissipation due to the switching is Psw+Pcap.+Pdrive+Pcond., all these 
parameters except conduction loss are a function of switching frequency. Therefore, the 
critical switching frequency can be achieved when the independent loss from switching is 
equal to the rest of the switching loss. 
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3.7. Selection of switching frequency 
Although having high frequency converter leads to smaller magnets, switching loss can be the 
bottle neck of loss distribution in the converter. The losses in the converter components are 
all dependent on the switching frequency. In order to find a tradeoff between size and 
efficiency, a comparison has been conducted for three different switching frequencies: 
1) 25 kHz, 
2) 50 kHz, and 
3) 75 kHz. 
For any of these frequencies, the converter-side inductor is designed to keep the current ripple 
at 30% and therefore, the rest of the filter is not changed. The specifications of the designed 
inductor for each switching frequency are listed in TABLE  3-5. The material is MPP for all 
the inductors. The core loss is increased by reducing the frequency because of higher 
magneto motive force (mmf) which comes from higher number of turns (i.e. when fsw = 25 
kHz).
Since the current ripple is kept constant in all cases, the conduction loss in all three cases will 
be identical. However, the capacitive switching loss will be increased by frequency as 
explained in Section  3.6.2. To have an idea on how parameters are affecting each other and 
how the converter size and efficiency could be optimized Fig.  3.12 is depicted for three 
frequencies. Note that all the calculations are done at full power. As it can be seen, the lower 
frequency leads to have higher copper and core loss plus occupying more volume (more than 
50% of all loss in the green area). On the contrary, higher switching frequency deviates the 
red area from core and copper loss toward switching loss.  
Therefore, 50 kHz switching is an optimum tradeoff between the size, switching loss, core 
loss, and copper losses (see blue area in Fig.  3.12). In this work, the switching frequency is 
selected to be 45 kHz to keep the third multiple of switching current harmonics lower than the 
frequency where EMI standard is applying (i.e. 150 kHz). In next chapter, the measured 
efficiency will be shown and the results will be discussed in details. 
3.8. Conversion efficiency 
Loss distribution for the designed converter with the specifications stated in TABLE  3-6 is 
calculated and shown in Fig.  3.13 for different loads. As it can be seen, at full load the largest 
losses are allocated to loss in the switches (about 60%) and then inductor copper loss (about 
25%). As soon as the power goes down the importance of idle losses such as capacitive loss, 
drive loss gets higher. For instance at 25% load, the idle loss contributes to more than 75% of 
total losses as it can be seen in Fig.  3.13.
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TABLE  3-5: Designed inductor for 25 kHz, 50 kHz, and 75 kHz. 
Frequency Lc (mH) Core material Number of turns Core loss (W)* Copper loss (W)*
25 kHz 1.16 MPP-C055617 115 1.32 6.86 
50 kHz 0.580 MPP- C055439 82 0.85 3.65 
75 kHz 0.386 MPP- C055439 60 0.77 2.7 
*The core and copper loss at full load are written. 
Fig.  3.12: The loss distribution in the converter at full load for three difference frequencies. 
The best balance between the losses in the converter has happened at full load. The 
conduction loss, switching loss, and copper loss of the main inductor are dominant and equal 
to each other; while at half load the dominant power loss belongs to the switching capacitive 
loss. The SiC Schottky diodes can be used antiparallel with the SiC MOSFETs. These diodes 
have better performance with respect to the reverse recovery losses compared to the body 
diode of the SiC MOSFETs. However, the drop voltage across these diodes is higher in 
higher current than the drop voltage of the SiC MOSFET body diode. More importantly, 
adding these diodes causes an increase in the output capacitor of the switch which contributes 
in switching loss. In next chapter, a comparison of the measured efficiency will be presented 
by using SiC Schottky diode and not using them. The specifications of these diodes are listed 
in TABLE  3-6 as well.
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TABLE  3-6: Specifications of the components used in the converter. 
Component Number Specifications 
Power MOSFET 6 
SiC
C2M0080120D  [89] 
Rds@60oC = 92 m
Qoss@570V = 93.72 nC  
Anti-Parallel Schottky 
diode 
6
SiC
C4D15120A  [91] 
Qc @ 570 V = 68 nC 
  VF @ 15 A and 50oC = 1.6 V
Converter-side inductor 3 
Core MPP- C055439A2  [92] 
Lc : 580 ȝH
Number of turns: 82 
Number of layers: 1 outer layer and 1.5 inner layer 
Wire diameter: 1.42 mm 
Filter capacitor 
Damping capacitor 
3
3
Metallized Polypropylene Film Capacitors-B32794 
Cf : 2.5 ȝF : Cd
ESR : 14 m @ 10 kHz 
Grid-side inductor 3 
Core MPP- C055439A2 
Lf : 100 ȝH,
Number of turns: 32 
Number of layers: 1 
Wire diameter: 1.5 
Damping resistor 3 Rd : 10 
Fig.  3.13: The loss distribution in 5 kW SiC based three-phase PFC based on different load. 
3.9. Summary  
In this chapter, the converter current and voltage of the three-phase PFC have been analyzed. 
The following is a list of some of the conclusions and summary that can be drawn from the 
analyses presented in this chapter: 
x The maximum current ripple for converter-side inductor depending on dc link voltage 
level can happen either at zero crossing or peak current. 
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x If modulation index is higher than 0.845, then the maximum current ripple happens at 
zero crossing.  
x The derived equation for current ripple-( 3.8)- can be used for sinusoidal pulse width 
modulation (SPWM) and third harmonic PWM. 
x The minimum filter capacitor is determined by current ripple introduced by the 
converter-side inductor.
x It is shown that even at low switching frequency (e.g. 10 kHz) the filter capacitor by 
this method is achieved about half of the maximum filter capacitor. Therefore, a 
valuable margin is presented for the filter capacitor. 
x The optimum damping resistor for LCL filter with RC damping branch increases when 
the filter capacitor increases (i.e. damping capacitor reduces).  
x Using line stabilization network (LISN) for designing the grid-side filter inductance 
leads to an optimum filter in terms of size and loss.  
x Using LISN for high frequency converters provides repeatable measurements for 
designing and testing the designed LCL filter. 
x MPP core materials among other materials such as Ferrite, Amorphous, Kool-Mȝ,
High Flux offers smaller core loss and presents lower dependency on dc pre-
magnetization for the power range of 5 kW. Special consideration must be taken to 
avoid saturation in MPP cores. 
x For a 5 kW three-phase PFC, the ac copper loss is negligible compared to the dc 
copper loss. Therefore, the solid round wire is the best option for winding the 
converter-side inductor. 
x The distribution of the losses between switches and the filter is optimum around 50 
kHz switching for a 5 kW SiC based three-phase PFC. 
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4. Control of Three-phase Power Factor Correction Rectifier 
This section focuses on the controller of the power factor correction rectifier and the 
influence of the controller choice on the conversion efficiency. Two types of current 
controllers will be studied 1) PI current controller in the rotational dq reference frame and 2) 
proportional resonant (PR) controller in the stationary DE reference frame. The reason why 
two controllers have been studied in this work will be explained shortly. 
Due to the nonlinearities of the converter such as the blanking time effect, the power quality 
decreases, especially at low power level. Using the dq control without any harmonic 
compensation has been found to require an increase in the value of the converter-side 
inductance. In the previous chapter, the converter-side inductor was designed to have 
maximum current ripple of 30%. However, this causes a serious reduction in power quality. 
Therefore, the maximum allowed current ripple has been reduced to 15% to achieve an 
acceptable harmonic performance at low frequencies (5th, 7th, 11th, 13th). This clearly changes 
the power loss distribution in the converter. 
On the contrary, the simplicity of employing a harmonic compensator (HC) in a PR controller 
allows the maximum primary current ripple to be increased again to 30% while achieving the 
same harmonic performance.  
Here the impact of the current controller on the efficiency can be seen. In addition, having 
better harmonic performance helps increasing the efficiency at low power which will also be 
discussed in this chapter. 
4.1. System description 
The general schematic of the setup is shown in Fig.  4.1. The current controller is either the PI 
or PR controller in the appropriate reference frame. The system consists of a three-phase SiC 
based PFC connected via an LCL filter to the grid with passive damping. The LCL filter 
contains a converter-side inductor (Lc), a grid-side inductor (Lg), a filter capacitor (Cf), and a 
damping branch comprising a capacitor Cd in series with a damping resistor Rd. These filter 
parameters have been designed in Chapter  3.
The purpose of employing the controller is to keep the dc link voltage constant, program the 
current and power factor. The dc link voltage is controlled with an outer voltage loop and the 
output is the reference current for the inner current loop. The control system consists of a dc 
link voltage control loop with controller transfer function, Gc,dc(s), and a current control loop 
with controller transfer function Gc(s). The design of the current control loop for the dq and 
Įȕ control will be studied along with stability analyses. The dc link voltage control loop will 
be the same for both current controllers and will be studied subsequently  
4.2. Current controller 
The current control loop is responsible for power quality and current protection. The block 
diagram of the closed-loop system with Gc(s) as current controller is shown in Fig.  4.2(a). For 
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Fig.  4.1: General schematic of the converter with controller. 
improving the performance of the controller, the voltage at the point of common coupling 
(vPCC) is usually used  [66]. In this case, vPCC is added with a gain denoted as gcc.
The open loop transfer function of the system is then: 
     ( )OL c d eqG s G s G s Y s ( 4.1)
where Yeq(s) is the admittance of the LCL filter along with the grid impedance seen from the 
converter side [see Fig.  3.2]. Gd(s) is the transfer function of the pure time delay, O
introduced by the PWM, ADC conversions, and the computation. Thus 
  sT sdG s e O ( 4.2)
For realization of the feedforward, the block diagram in Fig.  4.2(a) has changed to Fig. 
 4.2(b). This change is done for simplifying the further analysis. PCC voltage is added to the 
output of the current controller with a gain of gcc which can be set from 0 to 1. The open loop 
transfer function of the system with feedforward compensation is as follows: 
        
 
   
( )
1 1
c eq d OL
OLFF
cc d cc d
G s Y s G s G s
G s
g G s G s g G s G s
   
( 4.3)
where G(s) is:
    ( )cc eqG s g Z s Y s 
    PCC CLgrid C Lf Lgrid
v s ZZ s Z
i s Z Z Z
   
( 4.4)
According to the conclusion made in Appendix B6, feeding the PCC voltage as a feedforward 
to the current control loop helps reducing the sensitivity of the controller to the grid 
impedance. This improves the transient response of the current controller. 
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(a) 
(b)
Fig.  4.2: (a) The block diagram of the PFC current control and (b) realization of feedforward effect as a block 
diagram for further analysis. 
4.2.1. PI current control in the dq reference frame 
To eliminate any steady state error in the current control with a constant current reference, the 
synchronous rotational reference or dq reference frame has been used. To control the power 
factor, the q-axis current component must be controlled. Due to the presence of the filter 
capacitor as it was mentioned in Section  3.3.2, the equivalent circuit from grid point of view 
is capacitive. 
To compensate for the reactive power absorbed by the filter capacitor, the q-axis reference 
current cannot be set to zero. For designing this controller, the presented methods in 
 [45], [46], [53], and  [66]- [68] are used. It should be noted that the purpose of this section is not 
to introducing a new dq frame based control technique but to determine the conversion 
efficiency using an already established controller.  
The current in d-axis is controlled by the dc link voltage control loop. The schematic of the 
controller has been shown in Fig.  4.3(a). The implementation of the PI current control loop is 
also shown in Fig.  4.3(b).
Since the filter capacitor only deals with the switching frequency ripple, the influence of it is 
neglected on the current controller  [12],  [45]. The LCL filter model and L filter model are 
practically the same for frequency larger than half of the filter resonant frequency. Therefore,
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(a)
(b) 
Fig.  4.3: (a) the block diagram of the controller in the dq reference frame and (b) the block diagram of the PI 
current controller. 
the equivalent circuit shown in Fig.  3.2 can be simplified to Fig.  4.4. Accordingly, the grid 
current can be written as follows: 
   gT g T PCC andiR i L v t v tdt   ( 4.5)
where RT = Rg+Rf+Rc, and LT = Lg+Lf+Lc. Analyzing the system in the synchronous rotating 
reference frame, ( 4.5) will be written in d and q axis equations  [46] as follows: 
,
,
,
, , ,
,
, , ,
PCC d
PCC q
V
g d
T g d T PCC d T q an d
V
g q
T g q T PCC q T d an q
di
R i L v L i v
dt
di
R i L v L i v
dt
Z
Z
'
'
­°    °®°    °¯

 ( 4.6)
Therefore, the transfer function of the system can be written as follows:  
 
 
,
,
1 ,
1
g dq T
T T
an dq
I s R L R
V s s
WW   ( 4.7)
The converter current controller has transfer function, Gc(s), which is a PI controller in the dq
reference frame along with the delay, O contributed by the computation and the PWM 
represented by transfer function (4.2). This delay is significant as it is normally of the order of 
1.5 times the sampling time (Ts). The controller transfer function is: 
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Fig.  4.4: Simplified equivalent circuit of filter and grid impedance. 
(a) (b) 
Fig.  4.5: The converter and grid current with PI controller in dq reference frame. 
  11c p
i
G s K st
§ · ¨ ¸© ¹
( 4.8)
where Kp, and ti are the controller parameters. According to ( 4.7) and ( 4.8), Ĳi = Ts and Kp is 
calculated as follows: 
, 2
1.5
T
p
s
LK
T
DD t ( 4.9)
To study the stability of the converter, the impedance based analysis is performed together 
with the impact of the PCC feedforward compensation  [73] and the influence of filter 
capacitor is also included in the analysis. The analysis of the stability has been thoroughly 
investigated in Appendix B6. The impact of the PCC feedforward compensation has been 
also examined in this paper.  
The experimental results shown in Fig.  4.5 are the grid current and converter current for 
different load conditions. Fig.  4.5(a) is the converter and grid current for 25% load and Fig. 
 4.5(b) shows the current for 100% load. As it can be seen, at low load, the converter current 
ripple throughout the profile of main current is dominant. More specifically, the impact of 
switching dead-time is clearer in the low load condition rather than the full load as it is 
specified with three rectangular dashed lines for both cases. 
4.2.1. PR control in the Įȕ reference frame 
The schematic of the control system is shown in Fig.  4.6(a). To cancel the steady state error, 
the stationary or the Įȕ reference frame is used. The control has a voltage outer loop which 
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provides the references for the inner current controller in the Įȕ reference frame. The 
converter current controller transfer function, Gc(s), is now a proportional-resonant (PR) 
controller along with the delay, Gd(s), from the computation and PWM defined by ( 4.2)  [69]. 
The controller transfer function of the fundamental harmonic is as follows: 
(a)
(b) 
(c)
Fig.  4.6: (a) Implementation of the controller, (b) the current control loop, and (c) the implementation of 
harmonic compensator in z-domain. 
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 2 2c p i
g
sG s K K
s Z   ( 4.10)
4.2.1.1. Implementation 
To compensate for the nonlinearities of the converter due to the blanking time effect, low 
frequency unwanted harmonics such as 5th, 7th, 11th, and 13th which are the largest in 
magnitude are compensated with resonator controller. The general transfer function is written 
as follows: 
  , 2 2
1
thn
c p i h
h h
sG s K K
s Z   ¦ ( 4.11)
The current control loop with harmonic compensators up to 13th harmonic is shown in Fig. 
 4.6(b). In this figure, the feedforward PCC voltage is also added to the current control loop 
with the gain of gcc which can be adjusted between 0 and 1. If gcc is set to zero, the 
feedforward compensation is removed. The frequency response of the open loop current 
controller with and without feedforward is shown in Fig.  4.7. The control design is explained 
in details in Appendix B7. 
The implementation of the controller has been done in the z-domain in view of the digital 
implementation. To minimize the phase shift introduced by the discretization, the integrator 
in forward path is transformed to the z- domain using the forward Euler transform and the 
integrator in the backward path is transformed to the z-domain using the Backward Euler 
transform  [71]. Fig.  4.6(c) shows the implementation of the controller in the z-domain.  
To synchronize the system for the unbalance grid, the dual second order generalized 
integrator (DSOGI) is used. This method is based on the second-order generalized integrator 
(SOGI). The transfer function of SOGI is expressed as follows: 
2 2( )
r
r
sC s
s
Z
Z  ( 4.12)
where Ȧr is the resonance angular frequency. The implementation of DSOGI has been 
explained in  [12] and  [13]. 
Fig.  4.8 shows the controller response with different proportional gains. Fig.  4.8(a) shows a 
more oscillatory system when the proportional gain is set to 15. Once the gain is reduced to 
6.3 oscillatory behavior in the converter becomes more damped as can be seen in Fig.  4.8(b).
The comparison between the output of the PR controller for 50% of the load in Fig.  4.8(b)
and the full load response of the PI controller in Fig.  4.5(b), shows better current quality with 
the PR controller.
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(b) 
Fig.  4.7: The frequency response of the open loop system for PR controller (a) without and (b) with feed forward 
(gcc = 0.8). 
(a) (b) 
Fig.  4.8: (a) Oscillatory response, (b) more damped response of the grid current for different proportional gains. 
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4.2.1.1.Compensation
To compensate for the delay caused by PWM, AD conversion and computational delay, 
compensation has been introduced to the controller for each harmonic compensator.  
As mentioned, the feedforward compensation effect has been added with the gain of gcc in the 
system. Therefore, the phase delay in the voltage measurement contributes to the output of 
the current control. The phase delay impact on the PCC voltage can be written as follows: 
   ,, V V delayjff cc PCC V V delay cc PCCv g V g V e T TT T      ( 4.13)
where vff is the feedforward voltage as it is shown in Fig.  4.6(b). ɽv,delay is the phase delay 
which is introduced by the voltage measurement and șV could be set to zero. 
The output of the HC depends on the measured current as well as the reference current. 
Therefore, two delays contribute in the path of the HCs; the delay from the measurement plus 
the delay due to PWM. Then, the output of the HCs as called vRes (shown in Fig.  4.6(b)) is 
calculated as follows: 
     ,Res Res , R1 I I delayjI I delay ccv V g V e T TT T       ( 4.14)
In this equation, ɽI,delay is the phase delay in the current path due to the measurement and the 
PWM. Since the PCC voltage has contributed to the reference output voltage by the factor of 
gcc, the contribution of the HCs will be (1-gcc). The target is to have unity power factor for the 
converter and therefore șI can also be set to zero in (4.14). According to Fig.  4.6(b), the 
reference output voltage is expressed as follows: 
*
Resffv v v  ( 4.15)
Ideally, the normalized feedforward voltage (normalized with respect to VPCC) has the 
magnitude of 1 and phase of zero. The difference between the feedforward voltage and the 
ideal would be the compensation that vRes must provide.  
Res,Comp 1 0 ffv v  $ ( 4.16)
Corresponding to ( 4.16), the compensated resonator has an angle denoted as ɽVRes,Comp. Using 
this angle and the real angle of the resonator without compensation, gives an angle that needs 
to be added to the current controller for compensation as follows: 
Res,Comp Res.comp v v
T T T  ( 4.17)
According to ( 4.16), the compensation can be easily added to the block diagram shown in 
Fig.  4.6(c). Fig.  4.9(a) shows the implementation of the compensation to the HC. For the 
implementation, the compensation gains are defined as follows: 
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( 4.18)
 where Ksin,h is the compensation gain for hth harmonic on the path of the ȕ-axis and Kcos,h is 
the compensation on the path of the Į-axis for the hth harmonic. 
(a)
(b) 
(c)
Fig.  4.9: (a) the implemented compensation for harmonic compensator, (b) frequency response of the open loop 
system without phase compensation and (c) frequency response comparison for 13th harmonic. 
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Fig.  4.10: The block diagram of the dc link voltage control loop including the current controller. 
 If in ( 4.18) the compensation angle is set to zero then the block diagram of the current 
compensator will be the same as Fig.  4.6(c). Moreover, in ( 4.18), as the harmonic number 
increases the compensation gain for the ȕ-axis increases while the compensation gain for the 
Į-axis decreases. The impact of this compensation is more visible for higher harmonics as can 
be seen in Fig.  4.9(b). For the designed controller, the angle at the 13th harmonic has reduced 
from 134 degrees to 127 degrees using the compensation method. The importance of this 
compensation becomes apparent when the number of HCs increases and their resonance 
frequencies becomes closer to the cross over frequency of the controller. 
4.3. DC voltage control loop 
The block diagram of the dc voltage control loop is shown in Fig.  4.10. The bandwidth of the 
voltage controller must be kept smaller than the current controller. The dc link voltage control 
loop employs a PI controller with anti-windup implementation (not shown) to allow 
saturation of the current reference during transients.  
  3 1
2 1
m
dc
load dc load
VG s
I C R s
  ( 4.19)
 , ,
,
11c dc p dc
i dc
G s K st
§ · ¨ ¸© ¹ ( 4.20)
According to  [68], the controller parameters are as follows: 
,
2
3
ref
dc dc
p dc
dc in m
V CK
T VD 
2
,i dc dc int TD 
( 4.21)
Tin has been set to 5Ȝ (Ȝ is the time delay).  
The step response of the system has been plotted for various grid impedances. It should be 
noted that the target is to minimize differences between the step responses obtained for low-  
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TABLE  4-1: The parameters of the dc link controller for 2 case studies. 
Parameters Lc = 580ȝH Lc = 1 mH 
Įdc 5.5 4.2 
Kp,dc 0.11 0.14 
ti,dc 9msec 4.9msec 
Overshoot range (%) 1-10 
Settling time range (msec) 9.5-10.5 
and high converter-side inductance values. TABLE  4-1 lists the parameters of the dc link 
voltage controller in order to achieve this similar transient behavior. With reference to Fig. 
 4.11(a), increasing the grid impedance increases both the overshoot and the settling time. 
(a) 
(b)
(c) 
Fig.  4.11: The performance of dc link control loop (a) general step response for different grid impedances, the 
transient response of the dc link for (b) 564 V, and (c) 650 V. 
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Fig.  4.12: : Reference converter voltage (vabc*-see Fig.  4.6(a)) and zero sequence offset. 
However, it is desirable to keep the overshoot no higher than 10% for the largest grid 
impedance. To study the stability of the converter with the dc link voltage control loop, two 
different experimental tests have been conducted. Fig.  4.11(b) and (c) show the transient 
response of the dc link voltage when the controller turns on for linear modulation and 
overmodulation, respectively. 
4.4. Experimental results 
4.4.1. PFC rectifier connected to Drive 
This section is dedicated to the experimental results that have been carried out in the Danfoss 
Drive A/S laboratory. The experiments have been done by connecting the PFC to a fully SiC 
based 7.5 kW drive from Danfoss (Danfoss FC302 7.5kW modified drive). For the drive, the 
switches are all SiC implemented and the maximum switching frequency is 32 kHz. The 
switching frequency of the PFC is 45 kHz. The PFC is connected via an auto-transformer to 
the grid. The voltages at grid side are not balanced.
The linearity of the modulation index is extended by adding a zero sequence offset. The 
calculated zero sequence offset is stored in dSPACE system. The results of this test have been 
published and explained in Appendix B7.
It can be seen in Fig.  4.12 that to the complete zero sequence offset which is equal to the 
maximum modulation index 2/¥3 there is a small difference and that is due to that the grid 
voltage is not balance. To compensate for the unbalance grid, the dc link voltage is slightly 
higher than normal condition as shown in Fig.  4.13(a). The Drive is connected to a motor test 
bench which is able to drive the motor generative or regenerative. It should be noted that the 
results are saved in dSPACE system and plotted in MATLAB. 
Two tests have been carried out: 
1) The torque is set to zero, and then it increases to 3 N.m and after about 4 seconds the 
direction of torque changes to -3 N.m. This test shows the bidirectional power flow. 
The results are shown in Fig.  4.13. As it can be seen, the dc link voltage in all the 
transitions changes very smoothly. The overshoot in dc link voltage is not noticeable 
and it reaches to steady state very fast. From Fig.  4.13(b), the direction of the d-axis
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reference current is changing when the torque changes from positive to negative. In 
the current also there is not a big overshoot as it is expected. Besides, this test also 
shows the bidirectional power flow. It should be also noted that applying torque equal 
to ±3 N.m is equivalent to 50% of PFC nominal power. 
2) The torque is set to -6 N.m (regenerative), after 5 seconds the torque becomes zero 
and after 10 seconds it changes to 6 N.m (generative). Fig.  4.14 shows the results. 
Again it can be seen that the dc link does not have overshoot and in all the transitions 
reaches to steady state very fast. In the last transition when the torque changes to 6 
N.m, the current overshoot becomes larger than the current limit. Other words, the 
limit for the current reference has been set to 10 A and it can be seen that id is 
saturated when it reaches to this value. It can also be seen when the torque changes 
from zero to 6 N.m, for fraction of a second, the measured dc link voltage does not 
follow the reference voltage. That is because suddenly the demand increases on the 
load side and until the grid current reaches to the demand the dc link voltage drops 
from its reference value. 
(a) (b) 
Fig.  4.13: The experimental results of connecting PFC to Drive, torque from 3 N.m to -3 N.m (I: no torque, II: 
positive torque, III: negative torque). 
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Fig.  4.14: The experimental results of connecting PFC to Drive, changing torque 6 N.m to -6 N.m (I: negative 
torque, II: zero torque, III: positive torque). 
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(a) (b) 
Fig.  4.15: Nonlinearities of the converter at low load and high voltage for the 4-wire PFC (a) simulation results 
and (b) experimental results. 
4.4.2. Comparison of the controllers 
4.4.2.1. Harmonic evaluation 
Due to the nonlinearities of the converter, at low load and high voltage (nominal dc link 
voltage), the current ripple dominates the main sinusoidal current component based on ( 3.8).
Therefore, the interval over which the current ripple causes rapidly repeated zero crossings 
increases. In this case, the effect of the blanking time will be more obvious and the current 
quality after the filtering is unsatisfactory. Fig.  4.15 shows an example of this condition both 
in simulation and experiments. The test condition is that the dc link voltage is set to 565 V, 
the grid current is 2 A peak. As it can be seen, the time interval over which the current ripple 
causes rapidly repeated zero crossings is noticeable. There are two methods to improve the 
quality of the current at low loads: either increase the converter-side inductance to yield lower 
current ripple or improve the controller to mitigate the low frequency current harmonics (5th,
7th, 11th, …). Both methods have been investigated in this work and the results are shown in 
Fig. 4.16.
In the first scenario, the converter side is increased to 1 mH to yield a 15% current ripple and 
both the PI and the PR controller have been tested for this case. In the second scenario, the 
inductance has been kept to yield a 30% current ripple (i.e. 580ȝH) and again the two 
controllers are compared.  The experimental results are shown for 25% load and 100% load 
and the grid current waveform are shown in Fig.  4.16. With reference to Fig.  4.16(b), the grid 
current with 580 ȝH inductance and PI controller presents the worst current waveform. A 
comparison on THD performance is also presented in Fig.  4.17 for both scenarios. The THD 
of the phase ‘a’ current has been compared.  
According to Fig.  4.17, the best harmonic performance is obtained with the PR controller 
when overmodulation occurs. The reason is that in overmodulation the dc link voltage is 
better utilized and therefore according to ( 3.11) the current ripple will be reduced. Unlike 
overmodulation, the linear modulation applies a larger voltage difference across the 
converter-side inductance and causes a larger current ripple, thereby causing a more visible 
effect in the harmonic performance. 
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(a) (b) 
(c)  (d)  
(e) (f) 
(g) (h) 
Fig.  4.16: The experimental results of the grid current for different controllers and converter-side inductors (a)-
(d) 25% of nominal load and (e)-(h) for full load.  
With a higher inductance value, the grid regulations for the low frequency harmonics are all 
fulfilled. However, for a low inductance value, the grid regulations cannot be fulfilled within 
the low load range using PI controller. In line with the objective of the project, the lowest 
possible inductance value will eventually be chosen that yields an acceptable harmonic 
performance at low frequencies. Using PI controller in this case shows weak harmonic 
performance in comparison with PR controller for 580 ȝH. And that is the break point for the 
efficiency and the impact of controller on the efficiency at low loads. 
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(a)
(b) 
Fig.  4.17: The harmonic evaluation of the controllers with two different inductance value (a) Lc = 1 mH, (b) Lc = 
580 ȝH. 
4.4.2.2. Efficiency evaluation 
The efficiency of the converter has been measured for both of the controllers to evaluate the 
effect of these controllers on the conversion efficiency. The measurement was carried out  
using a YOKOGAWA-WT3000 precision power analyzer for both the ac and dc sides. The 
linear average mode of the measurement is active and taking averaging over 128 cycles. The 
accuracy of the measurement for a 2 A current or lower (less than 20% load) is about 0.05% 
and for higher than 2 A is about 0.00055%. Similarly, the voltage accuracy for the ac-side 
voltage (peak of 325 V) is 0.00325% and for dc-side is 0.007%. After operating the system 
for 45 minutes, the full load efficiency was measured. After 3-5 minutes, the measurement for 
each load step was performed to make sure that the converter reached the steady state. Fig. 
 4.18 shows the experimental setup for the efficiency measurements. It should be noted that 
for monitoring the accuracy of the measurements at the dc side, two precision multi-meter 
(Agilent 34410A) have been used. For the dc current measurements, a high precision current 
sensing resistor (precision 1 ppm/oC) was used for monitoring purpose. These two multi-
meters are synchronized with the power analyzer. The results using only the power analyzer 
or using both the power analyzer for the ac measurement and the multi-meter for the dc 
measurements are identical. 
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Fig.  4.18: The experimental setup for measuring the efficiency. 
Fig.  4.19: The measured efficiency with and without diode at low load (25% < Load < 40%) for the PR control 
(without including drive loss). 
Fig.  4.20 shows the measured efficiency of the converter obtained with the PI and the PR 
controllers (black and gray lines, respectively). The efficiency measurement has been 
conducted in 4 different scenarios. Firstly, both controllers have been compared regarding 
their impact on efficiency and secondly the SiC Schottky diodes have been removed and the 
efficiency measurement repeated for both controllers. Due to the presence of the SiC 
Schottky diodes, the total output charge of the diodes is added to the output charge of 
MOSFETs and certainly the capacitive switching loss increases. Adding the SiC Schottky 
diodes adds about 68 nC to the capacitive charge of the MOSFETs and it increases the 
capacitive loss from 2.6 W for one switch to 4.56 W. This increase causes a reduction of 
about 0.2% as idle loss. This reduction can easily be seen in Fig.  4.19 at low load. The impact 
of diode for the whole range of loads for two different controllers is also shown in Fig.  4.20.
The presence of the Schottky diode at higher loads is not so evident. The forward drop 
voltage of the body diode is smaller than the Schottky diode and the current at higher loads 
will flow mostly through the body diode rather than the Schottky diode.  
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(a)
(b) 
Fig.  4.20: The efficiency curve for PI and PR controller (a) with SiC Schottky diode and (b) without SiC 
Schottky diode. 
The maximum efficiency occurs at 55% of the load for both of controller. For the PR 
controller the maximum achievable efficiency is 99.1% and for the PI controller it is 99.08%. 
As expected, because of better harmonic performance of the PR controller at lower load a 
higher efficiency is achieved. Also, when the load is increased, the efficiencies obtained with 
the two controllers become closer.  
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The other observation for the efficiency curve is that with and without the anti-parallel diode 
the efficiency is substantially flat for a wide range of loads. The efficiency at full load for 
both cases is around 99%. 
4.5. Summary 
The following is a list of the main conclusion and summary that can be drawn from the 
analyses presented in this chapter: 
x Adding the PCC voltage to the control input is equally beneficial when using the PI or 
PR current controllers; 
x At low loads and high dc link voltages, the power quality is the lowest. Because, the 
current ripple in the converter-side inductor is relatively large compared to the main 
fundamental current and the effect of switching dead-time becomes more visible. 
x The PR controller with harmonic compensation allows the value, and hence the size of 
the converter-side inductor, to be reduced by a factor of 2/3. 
x The measured conversion efficiency of the 5 kW SiC based three-phase PFC at half of 
nominal load is about 99.1% and at full load it is 98.95%. 
x Using SiC Schottky diodes anti-parallel with the MOSFETs increases the switching 
loss by a factor of 70% for each switch. The contribution of the diode at high load is 
very small because the forward voltage drop is higher than the SiC MOSFET body 
diode.
x The impact of using different controllers on the efficiency is more obvious at low 
loads. The PR controller shows better harmonic performance at low load than the PI 
controller. Therefore, the efficiency at low load is also higher for the PR controller. 
x Bidirectional power flow is provided for this converter and the performance is tested 
by connecting the PFC converter to drive. 
x The efficiency achieved is greater than the efficiencies most recently reported in the 
literature representing the state of the art (see Chapter  2).
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5. Conclusion and Future work 
5.1. Conclusion 
This PhD research work has presented a comprehensive design of a two-level three-phase 
power factor correction (PFC) using silicon-carbide (SiC) devices to further increase 
efficiency. To achieve the compliance with the grid standards (e.g. IEEE-519) an LCL filter 
has been used for the PFC. A complete model of the filter is achieved by analyzing the 
current and voltage waveform of each filter parameter. The converter current ripple has been 
analyzed to choose the converter-side inductance. The analysis results are as follows: 
x The converter current ripple waveform is generalized by categorizing its behavior into 
two intervals with respect to the grid period. Interval 1 is 0 < Ȧt < ʌ/3 and interval 2 is 
ʌ/3 < Ȧt < ʌ/2.
x Each time interval has its own maximum current ripple. For the first interval, the 
maximum current ripple occurs at zero crossing. For the second interval, peak current 
contains the maximum current ripple. For modulation index higher than 0.845, the 
maximum current ripple occurs at zero crossing; otherwise, it occurs at peak current.  
x A general equation has been derived for the maximum converter current ripple. This 
expression is generalized for both the sinusoidal PWM and the third harmonic injected 
PWM (THPWM).  
Since the converter-side inductor is exposed to high frequency current ripple, the inductor 
design is critical. MPP Powder core material is used, due to the low power loss and also 
lower dependency on the dc pre-magnetization. For a 5 kW three-phase PFC, solid wire for 
winding of this inductor is the best compromise between the simplicity and the loss. The ac 
copper loss for switching side-band harmonics and its multiples is negligible in comparison 
with the ac copper loss at the fundamental frequency.  
Using the analysis for the converter current ripple, a minimum and a maximum margin for the 
filter capacitance have achieved. The upper margin is defined by the absorbed reactive power 
and the lower margin is achieved as a function of the maximum converter current ripple. It is 
shown that even at low switching frequency (e.g. 10 kHz) the lower margin of the filter 
capacitance is about half of the upper margin.  
Line impedance stabilization network (LISN) provides a fixed impedance for the current 
harmonics (at switching side-band harmonics and multiples). To optimize the grid-side filter 
inductor, LISN is connected between the grid and the converter. The filter inductance is 
derived as a function of the LISN impedance. The only way to find the minimum size of the 
grid-side filter is using LISN, despite changing of the grid impedance. Using LISN also 
assures that the measurements are repeatable.  
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To achieve the maximum efficiency, the loss distribution in the converter is analyzed for 
different switching frequencies. Therefore, the switching frequency is selected to be in the 
range of 45-50 kHz. Respecting electromagnetic interference (EMI), 45 kHz has finally been 
selected as the switching frequency. According to the selected switching frequency, an LCL
filter is designed and the layout is optimized for a 5 kW three-phase PFC using SiC 
MOSFETs.
Two types of current controllers are used: 1) PI controller in the rotational reference frame 
and 2) Proportional-resonant (PR) controller in the stationary reference frame. The effect of 
adding the point of common coupling (PCC) voltage to the current controller is studied (i.e. 
feedforward compensation). The observations of studying the controllers are as follows: 
x PI controller without harmonic compensation (HC) needs larger filter to obtain the 
same harmonic performance as PR controller.  
x With the same filter, the efficiency of the converter with PR controller is higher at low 
loads. 
The efficiency of the converter is measured for different scenarios. The efficiency is 
measured with the PI controller and the PR controller. The efficiency is also measured with 
and without SiC Schottky diode in parallel with the SiC MOSFETs. The following results are 
achieved: 
x The efficiency of the converter is higher without using the SiC Schottky diodes. 
x For PR controller, a maximum efficiency of 99.1% is achieved at 50% of nominal 
load. The measured efficiency at full load is 98.95%.
x The conversion efficiency is substantially flat for a wide range of loads for both 
controllers.  
The major contributions of this work can be summarized as follows: 
x A complete analytical model for an LCL filter of two-level PFCs has been proposed. 
This model can be extended for the multilevel converters. By using this model: 
o Comparison between two-level and multilevel converters is analytically 
possible.
o Comparison between the size of the filter for different modulation schemes is 
possible.
x A high efficiency two-level PFC using SiC switches with the maximum efficiency of 
99.1% has been achieved.
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5.2. Future work 
The following future work is suggested: 
x Investigating active damping for the presented converters; 
x Studying the impact of different modulation schemes on the efficiency and size of the 
filter; 
x Measure the efficiency of the converter in the bidirectional operation;
x Analytical common mode filter design for PFCs; 
x In this PhD work, a three-level PFC using Gallium-Nitride (GaN) switches has also 
been designed. The design process and specifications of the designed converter have 
been described in Appendix  A. Comparing the two-level SiC based converter from 
different aspects with three-level GaN based converter can be very interesting. Filter 
size, EMI performance, and efficiency are the main interests of this comparison.   
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A. Three-Level Three-Phase Power Factor Correction Rectifier 
This chapter presents a hybrid three-level converter which utilizes generalized multilevel 
concept to achieve low power losses and equally distributed losses among the active switches. 
In generalized three-level converter and active neutral point clamped converter (ANPC), six 
active switches are employed. Using this switching strategy, only two of six switches are 
switched with high frequency and the rest are switched with low frequency (i.e. grid 
frequency). Therefore, two different frequencies bring an opportunity to use two different 
technologies for switches. For two high frequency switches, low switching loss-high 
frequency gallium-nitride (GaN) FET is used which helps more to reduce the switching loss. 
For low frequency switches, the conventional silicon MOSFET is employed.  
A. 1. Introduction 
Multilevel converters have become interesting solution for high voltage, high power 
applications  [93]- [102]. Lower common mode voltage, lower stress on power 
semiconductors, and higher quality of current and voltage have changed them into serious 
rivals of two-level converters  [93], [94]. Although neutral point clamped converter (NPC) was 
firstly proposed for medium voltage industry applications, this topology is now used for low 
voltage drive applications as well. However, this topology among all its advantages offers 
one substantially weakness which is an unequal distribution of the switching loss between the 
power semiconductor devices. To overcome this problem, active NPC (ANPC) is introduced 
to share the losses between active switches equally, even though number of active switches is 
increased from 4 to 6 in three-level ANPC  [95],  [96]. In 2001, Peng presented a general 
topology of multilevel converter in which NPC, flying capacitor and ANPC converter can be 
driven from that topology and is called generalized multilevel converter  [95]. This topology 
has interesting features that can be used to improve the overall efficiency of multilevel 
converters. In  [98], a new topology of 5 level converter has been proposed which uses the 
idea of NPC and flying capacitor to generate five level converter. In 5 level ANPC (5L-
ANPC), there are two different switching frequencies, the higher voltage switches are 
switching with grid frequency and the lower voltage switches are switching with higher 
frequency. Therefore, the switching loss in high voltage switches is almost negligible and 
only their conduction loss contributes to the overall loss of the converter. 
GaN FETs are not commercially available for high voltage which makes them suitable for 
multilevel applications. Combining the idea behind generalized multilevel concept or 5L-
ANPC, and different semiconductor technology can be beneficial from conversion efficiency 
as well as power density of the converter. This work uses this combination and is built a 
hybrid ANPC (HANPC) in which GaN FETs are used for high frequency switches and 
normal Si are used for low frequency ones. 
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Fig.  A.1: The schematic of three-level three-phase active NPC. 
A. 2. Three-level ANPC 
The schematic of a three-level active NPC is shown in Fig.  A.1. Switches S1-S4 are the low 
frequency switches and Q1 and Q2 are the high frequency switches. When the voltage 
reference is positive, switches S1 and S3 are in turn-on state. When Q1 is turn-on, the ac link is 
connected to the positive rail and when it is turn-off, the path of the current is 
correspondingly provided via S3 and Q2 and the connection to the dc link midpoint is 
achieved. Similar scenario can be explained for negative reference voltage, when the 
complementary of S1 and S3 are now in turn-on state (i.e. S2 and S4). In this case, when Q1 is 
turn-on, the zero state is provided and when Q2 is turn-on the negative rail is connected to the 
ac link. Although there are 6 active switches in each leg, sever switching losses occur only for 
two high frequency switches and the other 4 switches are not facing high switching frequency 
loss. The switching states have been listed in TABLE  A-1  [98]. 
A. 3. Hybrid three-level ANPC 
In ANPC, existing two switching frequencies leads to use two different types of switches. 
Therefore, for Q1 and Q2, GaN FET is interesting choice. For low frequency switches, Si 
MOSFET can be employed in the circuit. Therefore, this converter is called hybrid active 
NPC (HANPC). To demonstrate the performance and superiority of HANPC, a 10 kW three- 
TABLE  A-1: Switching state of the generalized three-level converter. 
State S1 & S3 S2 & S4 Q1 Q2
State “+” 1 0 1 0 
0 (positive half cycle) 1 0 0 1 
0 (negative half cycle) 0 1 1 0 
State “—“ 0 1 0 1 
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TABLE  A-2: The converter specifications 
Parameter Description Value 
Pnom Nominal power 10 kW 
Vac Ac voltage 230 V 
Vdc DC link voltage 650 V 
fg Grid frequency 50 Hz 
fsw Switching frequency 100 kHz 
Lc Inductance 133 ȝH
Cdc DC link capacitor 144 ȝF
phase hybrid generalized three-level converter has been built. The specifications of the 
converter are listed in TABLE  A-2. This converter consists of two GaN FETs- 650 V, 60 A- 
and four Si MOSFETs- 650 V, 130 A. The schematic of one leg of the converter (i.e. 3.3 kW 
single phase schematic) along with the built prototype are shown in Fig.  A.2(b). The 
advantage of using high voltage GaN is that there is no need for antiparallel diode. Because, 
firstly GaN FETs are capable of reverse conduction even though they do not have parasitic 
body diode construction. Secondly, by adding another diode in parallel with switch, the 
output capacitive charge of the switch increases and it increases the switching loss. In 
addition, the reverse conduction of GaN FETs does not have recovery losses which means 
during the dead time between Q1 and Q2 the transition is lossless. 
A. 4. Loss distribution
A. 4.1. Inductor design and loss calculation 
The converter works in the linear region of the modulation index. The process of calculating 
the current ripple is very similar to the one which is presented for two-level PFC in Section 
 3.3.1.
Q1
Q2
S1 D1
S2 D2
S3 D3
S4 D4
N
Cdc1
Cdc2
+
-
Vdc/2
Vdc/2
ia
Cc-Si
Cc-Si
Lc
GaN
Si
5 c
m
5 cm
(a) (b) 
Fig.  A.2: (a) the schematic of one phase of three-level HANPC, (b) the build prototype of one leg three-level 
HANPC.
APPENDIX A- THREE-LEVEL THREE-PHASE POWER FACTOR CORRECTION RECTIFIER
66 
TABLE  A-3: The ac resistance of the copper winding for 136 ȝH inductor 
Frequency 50 Hz 100 kHz 200 kHz 300 kHz 
Total 
AC resistance (m) 23 460 678 858 
Copper loss (W)@full load 5.17 0.16 0.052 §0 5.4 
Copper loss (W)@half load 1.13 0.13 0.04 §0 1.3 
Using these time intervals, the current ripple can be obtained as [ac peak voltage (Vm), and 
inductance value (L), fsw is the switching frequency]. 
  2 3 2
12
dc
a a
sw
Vi m m
f L
'    ( A.1)
By determining the desired maximum current ripple, the minimum inductance value can be 
achieved. According to, the maximum current ripple depends on the modulation index square 
and also the dc link voltage level. In PWM converters, the intention is to work at high 
modulation index to utilize the most of the dc link voltage. 
To have 20% of the nominal current as current ripple in the converter with the specification 
that is mentioned, the required inductance value must be 133 ȝH. For designing the inductor, 
iron power Kool-Mu EE core- K5528E060- is chosen with solid winding. The number of 
winding is 33 turns which gives 136 ȝH at full load and 235 uH at no-load. The designed 
inductor is shown in (c). The ac resistance has been measured at switching frequency and its 
multiple (where the current harmonics happen) and are listed in TABLE  A-3. The 
measurement has been done using precision impedance analyzer Agilent 4294A. For the 
accuracy in measurement, the ac resistance of the winding is measured with the air core. 
From TABLE  A-3 although the ac resistance at high frequency is way bigger than the 
fundamental frequency, the loss is almost negligible compared to fundamental. 
The expected core loss in this core at full load condition is calculated to be 1.35 W for each 
phase inductor. The core loss has been calculated for each switching cycle and for each B-H
curve in one switching cycle as suggested in Chapter  3.
A. 4.3. Loss in the switches 
For calculating the switching capacitive loss and conduction loss of the switches, the 
presented method in Section  3.6 is used. Since the MOSFETs are switching with grid 
frequency the switching capacitive loss is negligible and therefore is not reported in this 
Section. The switching parameters are listed in TABLE  A-4. According to the parameters and 
the full load condition, the switching capacitive and conduction losses are calculated for each 
leg as listed in TABLE  A-5. Even though the total gate charge of Si MOSFET is about 30 
times larger than the one of GaN FET, the drive loss for both of them is negligible.  
A. 4.2. Total loss 
To calculate the total loss in the converter, the presented method in Section  3.6 is used. The 
total loss is summation of switch losses and inductor loss. The total loss at full load condition 
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TABLE  A-4: The switching parameters of Si MOSFET and GaN FET. 
Parameters GaN Si
Ron@50oC (m) 40 17.5 
QOSS (nC) 106 4100 
QG (nC) 12 363 
TABLE  A-5: Loss in the switches. 
Parameter Loss (W) 
PswQ1=PswQ2 1.85  
Pcond. Q1&Q2 9
Pdrive. Q1&Q2 0.0084  
Pcond.S1-S4 4
Pdrive. S1-S4 0.0003 
Ptotal 16.7 Fig.  A.3: Loss distribution in the converter at full load. 
is 0.7% and the distribution of losses in the system is shown in Fig.  A.3. As it can be seen, the 
major loss in high power is the conduction loss and switching loss.  
A. 5. Conclusion 
This chapter has investigated a 10 kW GaN based hybrid three-level active NPC (HANPC).  
x Using the presented method in Chapter 3, the filter parameters, especially the 
converter-side inductor can easily be calculated.  
GaN 650 V, 60 A
Si MOSFET, 650 V
Measurement circuits
LegA LegB LegC
Fig.  A.4: Built prototype of a 10 kW GaN based three-level HANPC. 
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x The inductor for this converter is designed and the core loss and copper loss is 
calculated.  
x 6 active switches are utilized in this converter. Due to the superior advantages of GaN 
switches the switching frequency of GaN FETs are set to 100 kHz.  
x Even with this switching frequency, the switching capacitive loss only occupies 16% 
of the overall loss in the converter.
x Expected efficiency of the converter at full load is 99.3%. GaN FETs are switched 
with 100 kHz and Si MOSFETs with 50 Hz switching. 
x The majority of the power loss is dedicated to the conduction loss in both GaN and Si 
switches.
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Abstract—This paper proposes an analytical based LCL filter design method for three-phase two-level power factor 
correction rectifiers (PFCs). The high frequency converter current ripple is responsible for generating the high 
frequency current harmonics that needs to be attenuated according to grid standards. This current ripple changes as it 
flows through each filter element. Analyzing the converter current, therefore, determines the minimum required value of 
the filter parameters: converter-side inductor, filter capacitor, damping resistor, and grid-side filter. Adding damping 
resistor in series with the filter capacitor influences the grid-side filter inductor voltage as a function of the converter 
current ripple. Hence, this inductor can also be calculated using the converter current ripple. However, to reduce the 
power loss in the filter and achieve an optimum design, another damping configuration is considered in this paper. In 
this case, to achieve the best possible values for the filter parameters, line impedance stabilization network (LISN) is 
used. Then, the optimum grid-side filter inductor is chosen using LISN. Finally, two LCL filters are designed 
accordingly for a 5 kW silicon-carbide (SiC) based three-phase PFC. Various scenarios are performed in experiments to 
verify the filters attenuation and performance. 
Keywords—AC-DC power conversion, Passive filters, Power filters, Pulse width modulated power converters. 
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I.  INTRODUCTION 
These days, three-phase grid-connected PWM voltage source converters (VSCs) in power factor correction (PFC) 
applications with two-level or multilevel structure are widely used in many applications  [1]- [3]. Improving the power 
quality and attenuating the current harmonics generated by these converters using high order passive filters is a common 
approach. To avoid ending up with large inductors, high order filters are more preferable for complying with grid 
regulations. Using high order filters such as LCL, LLCL filters have been studied in many researches  [9]- [27]. Among 
numerous published papers, few of them, that are related to this paper, have been selected and studied  [9]- [14],  [23].   
A general and step-by-step approach for designing an LCL filter of grid-connected rectifiers has been introduced in  [9]. In 
this paper, the filter parameters are achieved by iteration and more specifically the converter-side inductor selection is not 
explained. In despite of presenting an iterative solution for designing LCL filter,  [10] has introduced a margin for the 
converter and grid side inductance values. An attempt to optimize LCL filter in terms of loss and size is done in  [12]- [16]. 
The converter-side inductor is responsible for programing the current and limiting the current ripple. In  [23], the 
maximum current ripple for a three-level neutral point clamped (NPC) grid-connected converters is analyzed. The rest of 
the filter parameters are designed to attenuate the current harmonics at grid side according to the standards.  
In TABLE 1, a summary of the presented papers is presented. This table shows the LCL filter parameters with the 
presented methods for a specific converter which will also be studied in this work. The converter is a 5 kW three-phase 
VSC with 45 kHz switching frequency, 230 V line-voltage, and 700 V dc link voltage.  
Damping of the LCL resonance is done by active or passive methods  [24]- [32]. For stiff grids, the solution of passive 
damping is more attractive due to its simplicity and low cost  [20] by accepting to have more power dissipation. Different 
passive damping methods have been analyzed and compared from different perspectives in researches. In  [22], the 
dissipated power of different passive damping configurations is investigated and reviewed.  In  [23], the LCL and LLCL 
filter have been designed using passive damping. The quality factor of the filter as a parameter for finding a proper 
damping resistor is used in  [24].  
TABLE 1: Filter parameters by different method for 5 kW, 50 kHz three-phase VSC.  
Paper Converter-side inductor (ȝH) 
Grid-side 
inductor (ȝH) 
Filter capacitor 
(ȝF) 
Damping resistor 
() fres (kHz) 
 [9] 600 600 5 2.5 4.11 
 [11] 600 200 5 8 5.82 
 [13] 763 300 5 12 4.85 
 [14] 540 540 5 18 4.33 
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Many studies have worked on filter design from different perspectives. Filter parameters are often calculated by using 
iterations. Behavior of the current waveform on both converter and grid side are not analyzed and the impact of adding 
passive damping on grid current is not studied. This paper analytically studies the current and voltage behavior of the 
filter from converter to grid. A general expression for high frequency current ripple is presented. Using this expression, 
maximum current ripple is achieved as a function of dc link voltage, switching frequency, and inductance value. 
Accordingly the minimum and maximum required filter capacitor is also achieved. Then, the impact of passive damping 
on the grid-side inductor is studied and presented as a function of damping resistor and converter current ripple. To 
reduce the power loss in damping branch the filter damping configuration is replaced with different one. Therefore, to 
more accurately and optimally define the minimum grid-side filter inductor, line stabilization network (LISN) is used. 
Finally, for verifying the proposed methods two LCL filters are designed for a 5 kW three-phase PFC and different 
experiments are performed. 
II. SYSTEM DESCRIPTION 
In Fig. 1(a), the schematic of a two-level three-phase power factor correction rectifier (PFC) is shown. The 
specifications of the converter are listed in TABLE 2. The converter is a 5 kW two-level silicon-carbide (SiC) based 
three-phase two-level PWM VSC. To fulfill the grid regulations, the converter is connected to the grid via a filter. The 
grid regulations have directed the grid-connected converters to provide a good harmonic performance which is able to 
reduce the current harmonics at switching frequency and its multiples. The harmonic current injection limit for grid-
connected system where the rated voltage at point of common coupling (PCC) is 120 V to 69 kV is recommended by 
IEEE 519 standard. These current harmonic limits are listed in TABLE 3. 
TABLE 2: General system specifications and base values for per-unit system. 
Variable Description Value Variable Description Value 
Pnom Nominal power (kW) 5 fsw Switching frequency (kHz) 45 
Vac Phase source voltage- rms (V) 230 fg Grid frequency (Hz) 50 
Vdc DC link voltage (V) 565-700 Zg Grid impedance () 20%×Zb1 
1The maximum grid impedance has been calculated by maximum short circuit current at PCC using IEEE-519 standard. 
TABLE 3: Maximum current harmonic distortion in percentage of rated current according to IEEE519  [8]. 
 
Harmonic order 5 7 11 13 17 19 23h<35 h 35 
Ih/Ig*,**(%) 4 4 2 2 1.5 1.5 0.6 0.3 
*Even harmonics are limited to 25% of the odd harmonics.  
**Ig: maximum grid current and Ih: grid current harmonic. 
Page 3 of 18 IEEE-TPEL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
For Peer Review
 
(a) (b) 
Fig. 1: (a) The schematic of a two-level three-phase PFC and (b) the generic equivalent circuit of the filter. 
The filter shown in Fig. 1(a) consists of converter-side inductor (Lc), grid side inductor (Lf), and filter shunt branch 
shown with ZC. All the inductances are shown with impedance, because the resistive behavior of the inductance is also 
included in the analysis. The filter shunt branch can be replaced with different combination of passive elements. 
III. FILTER DESIGN  
In this section, the filter parameters will analytically be designed and a general method will be presented.  
For further analysis several assumptions have to be taken as follows:  
1) The grid voltage is balance. Therefore, all the analyses are presented for only one phase (e.g. phase ‘a’); 
2) The switching frequency is much higher than the grid frequency (i.e. fsw >> fgrid); 
3) The modulation scheme is sinusoidal pulse width modulation (SPWM); 
4) The modulation is center-based PWM. 
Accordingly, the equivalent single-phase circuit can be depicted as shown in Fig. 1(b). The filter voltage is found as 
follows: 
   filter ( ) PCC anv t v t v t   (1) 
where vfilter and vPCC are the filter and PCC voltage, respectively. van can be expressed as a function of the common 
mode voltage (vnN) and the ac link voltages (vaN, vbN, and vcN). 
By analyzing the fast Fourier transform of the converter voltage, it can be seen that the largest converter voltage 
harmonics happen at carrier side-band frequency (j = ±2 and i = 1). Therefore, the main concern for designing the filter 
is fc±2f0  [10], [36]. 
A. Converter-side inductor 
Since minimum required inductance value depends on the modulation index, following analysis is divided into linear 
modulation and overmodulation.  
1) Linear modulation region 
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(a) (b)
Fig. 2: (a) Simplified schematic of three-phase grid-connected voltage source converter, (b) the inductor current and voltage waveforms 
As it is mentioned earlier, increasing the order of the filter could potentially reduce the overall size of the filter and 
accordingly losses. If the filter is designed correctly, the voltage after the converter-side inductor is essentially 
sinusoidal and the amplitude is close to vPCC (very small voltage drop on Lf). Therefore, it can be said that the converter-
side inductor voltage is independent from the filter configuration and van determines the minimum required inductance 
value. Therefore, to design the converter-side inductor, the schematic in Fig. 1(a) can be simplified to Fig. 2(a). 
In (1) instead of filter voltage, inductor voltage can be replaced. The inductor voltage in three-wire PFC is dependent on 
all three ac link voltages. Fig. 2(b) shows the inductor voltage and the resultant current which flows through the 
inductor. Since, vPCC is a sinusoidal voltage, it can be concluded that these patterns is generated by van. As this figure 
indicates, inductor voltage shows a repetitive pattern in each quarter of grid period. There are two time intervals that the 
inductor voltage has similar behavior. The first interval is when the reference voltage of “phase a” is between the other 
phases (i.e. 0 < Ȧt < ʌ/3). The next interval is when the reference voltage of “phase a” is larger than the other references 
(i.e. ʌ/3 < Ȧt < ʌ/2). 
The general current ripple behavior in one switching cycle of each time interval is shown in Fig. 3 (i.e. time interval I 
and II shown in Fig. 2(b)). Using the general equation of an inductor (2), the average square value of the current ripple 
can be expressed as (3) and (4) for time interval I and II, respectively. 
 
   
( ) C an
c
v t v t
i t t
L
'  '  
(2) 
 
 
       
 
2 3 3 32
2 1 2 1 3 2 1
2
2 1 / 3 1 / 3 1 / 3
(I)
32 3 1 3 1 / 3 3 13
dc s
a
vT v T vT v T v T vTV T
i
v v v v vL
     '     
ª º§ ·¨ ¸ « »© ¹ ¬ ¼
 
(3) 
 
 
       
 
2 3 3 32
2 1 2 1 3 2 1
2
2 2 / 3 1 / 3 2 / 3
(II)
32 3 2 3 2 / 3 3 13
dc s
a
vT v T vT v T v T vTV T
i
v v v v v vL
     '      
ª º§ ·¨ ¸ « »© ¹ ¬ ¼
 (4) 
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(a) (b) 
Fig. 3: General behavior of inductor current (converter current) at (a) time interval I and (b) time interval II. 
where in (3), v = va*/Vdc, T1 = (1-vc*), T2 = vca*, and T3 = vab*(vx* :the reference waveform). In (4), T1 = (1-va*), T2 = vac* 
and T3 = vcb*. 
This observation also illustrates that in each time interval, there is a maximum current ripple. For the first time interval, 
the maximum current ripple happens at zero crossing (i.e. Ȧt = 0). At this condition, the reference voltage of phase a, b, 
and c are 0, maVmsin(-2ʌ/3), and maVmsin(2ʌ/3), respectively. Therefore, T2 and T3 become equal as well as T1 and T4 
(see Fig. 4(a)). On the other hand, the maximum current ripple for the second interval happens at peak current (i.e. Ȧt = 
ʌ/2). In this condition, reference voltage of phase a is maVm and for phase b and c are -maVmsin(ʌ/6) (Fig. 4 (b)). Then, 
the maximum current ripple in each interval is calculated as follows: 
van
-Vdc/3
Vdc/3
0
Va*
Vc*
Vb*
Vpcc=0
ǻia
T1 T2 T2 T1
Ts/2 Ts/2  
(a) (b) 
Fig. 4: (a) current ripple at zero crossing and (b) current ripple at peak current 
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^ `3 , 0,1, 2, ...
12
dc
c a
s
V
L m k k
f i
T S  '  (5) 
    ^ `1 2 2 1 , 0,1, 2, ...
2 2
m
c a
s
V
L m k k
f i
ST    '  (6) 
Maximum current ripple is at the peak of the current when (7) is correct.  
2
3 1dc
m a
V
V m
d § ·¨ ¸© ¹  (7) 
If this equation is simplified, then for ma  0.845 the maximum current ripple happens at peak of the current.  
2) Overmodulation  
Reducing the dc link voltage is beneficial for both reducing the inductance value and therefore reducing the filter size 
and also the switching loss. As it is seen from (5) and (6), the inductance value is directly a function of the dc link 
voltage. Therefore, reducing the dc link voltage gives smaller inductance value. To extend the linearity of modulation, 
third harmonic PWM (THPWM) is used. The current ripple at zero crossing and peak current for THPWM is studied.  
In THPWM, the reference waveforms become as follows: 
 
   
   
*
0 3 0
*
0 3 0
*
0 3 0
sin sin 3
sin 2 / 3 sin 3
sin 2 / 3 sin 3
a a
b a
c a
v t m t m t
v t m t m t
v t m t m t
Z Z
Z S Z
Z S Z
 
  
  
­°°®°°¯
 (8) 
where m3 is the modulation index of the third harmonic. According to (8), at zero crossing the reference waveforms will 
be equal to: 
 
 
 
*
*
*
0
3
2
3
2
a
b a
c a
v t
v t m
v t m
 
 
 
­°°®°°¯
 (9) 
It can be seen that the effect of the third harmonic does not appear in the resultant reference waveforms. The maximum 
modulation index is 2/¥3, therefore the reference of phase b and c becomes -1 and +1, respectively. The waveform of 
the ac link voltages along with the current ripple in one switching cycle are depicted in Fig. 5(a). The current ripple 
behavior for maximum modulation index is different from when the modulation index is one or below. In this case, the 
time intervals in one switching cycle as shown in Fig. 5(a) are equal to one fourth of switching cycle (by neglecting the 
dead-time between each switching). Therefore, the current ripple is calculated using the voltage across inductor.  
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3
0 4
3 3
4 4 4 2
dc
s
c
dc dc
s s s s
c c
V
i t t T
L
V V
i t T T T t T
L L
'   
'      
­°°®°°¯
 (10) 
According to the current ripple waveform, the inductance value for ma=2/¥3 is found as: 
6
dc
c
s
V
L
f i
 '  (11) 
Interesting point that can be drawn from (11) is that if in (5) instead of modulation index the maximum modulation 
index in THPWM or SVM is replaced (i.e. ma=2/¥3) then (11) is obtained.  Therefore, it can be concluded that (5) is a 
general equation for current ripple at zero crossing of a two-level three-phase PFC using continues PWM such as 
SPWM, THPWM or SVM.  
The same procedure can be done for the peak current and its current ripple for THPWM as following. To utilize the 
most of dc link m3 (which represents the modulation index for the third harmonic) should be equal to one-sixth of 
modulation index and to have low switching loss m3 is set to one-fourth of modulation index  [27]- [34]. Therefore, to 
have a general expression for current ripple at peak current the term m3 will be kept as it is. Fig. 5(b) shows the current 
ripple at peak current in one switching cycle.  
 
 
 
*
3
*
3
*
3
1
2
1
2
a a
b a
c a
v t m m
v t m m
v t m m
 
  
  
­°°®°°¯
 (12) 
  
Va*
Vc*
Vb*
vaN
vbN
vcN
-Vdc/2
Vdc/2
Vdc/2
-Vdc/2
-Vdc/2
-Vdc/3
Vdc/3
0 van
ǻi
Ts/4 Ts/4
Ts/2 Ts/2
Vpcc=0
 
(a) (b) 
Fig. 5: The current ripple for THPWM (a) at zero crossing (ma = 2/¥3) and (b) at peak of the current. 
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 (13) 
where time intervals T1, T2 and T3 are achieved as: 
  1 31 4sa TT m m    (14) 
2 3 8
s
a
TT m  (15) 
3 31 42
a s
m TT m  § ·¨ ¸© ¹  (16) 
According to all equations and Fig. 5(b), the current ripple for this switching cycle is obtained as follows: 
3
3
1
6 2
dc a
a
c s
V m
i m m
L f
'   § ·¨ ¸© ¹  (17) 
Unlike (11) which is not dependent on the third harmonic modulation index, (17) is a function of modulation index. 
Moreover, comparing (11) and (17) demonstrates that the current ripple at peak current for overmodulation is smaller 
than zero-crossing current ripple. This confirms that since in overmodulation ma is larger than 0.845 then certainly the 
current ripple at zero crossing is dominant. 
B. Filter capacitor 
 
Position of the current and voltage sensors in grid-connected voltage source converters can affect the power factor and 
the control. With the sensor positions shown in Fig. 1(a), unity power factor cannot be achieved. To minimize the phase 
difference between voltage and current, absorbed reactive power by filter capacitor is limited to 5% of nominal 
power  [17].  
 ,max 0.05g b fZ CZ  , 
2
b bZ V S  (18) 
where Zb, Vb and S are the base impedance, voltage and apparent power, respectively. Ideally, the current ripple flows 
through the filter capacitor. Therefore, the maximum converter current ripple determines the minimum required 
capacitance value. The minimum required filter capacitor can be obtained by (19) for peak current. 
   ,min 2 1 1 232
m
f a a
c sw ripple
V
C m m
L f V
  '  (19) 
In (19), Lc can be replaced by (6) and then the minimum filter capacitor represents as (19). 
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Fig. 6: Variation of the minimum filter capacitor with frequency and modulation index. 
 
 
,min
1
16
a
f
ripple sw
mi
C
V f
' '  (20) 
Normally, current ripple is considered between 10-30% of nominal current and voltage ripple is considered lower than 
5% of the nominal ac voltage. Replacing these values (k1 for current ripple and k2 for voltage ripple, respectively) in 
(20) and normalized it with respect to Cf,max then the following equation presents the normalized minimum required 
filter capacitor: 
 
 1
,min ,max
2
1
16
a
f g f
sw
mk
C C
k f
Z  (21) 
From (21) it can be concluded that minimum required inductance is a function of switching frequency and modulation 
index. Fig. 6 shows the variation of minimum normalized filter capacitor.  
C. Damping resistor 
From Fig. 1(b), the admittance from the converter side point of view is obtained as follows:  
 
 
    1
g f f c
eq
Lan L L C
i s
Y
Zv s Z Z Z
    (22) 
The admittance can be written for a simple damping resistor Rd in series with capacitor Cd as a function of the filter 
parameters (neglecting the resistive elements of reactive components). Damping provided by a resistor in series with 
filter capacitor is the most effective damping method. However, it is increases the power dissipation in the filter. 
 
 
     
2
3 2
1f g d d d
eq
c f g d d d c f g c f g
L L C s R C s
Y
L L L C s R C L L L s L L L s
           (23) 
The higher limit of damping resistance can be found by calculating the breakaway point of root-locus as follows [see 
Fig. 7(b)]: 
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(a) (b) 
Three scenarios (Cf+Cd = cte): 
1) Cf = 4Cd , 2) Cf = Cd, 3) Cf = 1/4Cd  
 
 
 
(c) (d) 
Fig. 7: (a) LCL filter with resistive damping, (b) the corresponding root-locus for finding an optimum damping resistor, (c) LCL filter with RC 
damping, (d) the corresponding root-locus for three different sc narios where 1) Cf = 4Cd , 2) Cf = Cd, 3) Cf = 1/4Cd (in all scenarios Cf+Cd is kept 
constant).  
 
 
,max
2 2c g f d
d
d c g f d n
L L L C
R
C L L L C Z
     (24) 
And the lower limit is found when ȟ = ¥2/2 as follows: 
 
 
 ,min
2 c g f
d
c g f d
L L L
R
L L L C
    (25) 
To reduce the power loss in the damping branch, filter capacitor Cf will be put in parallel with RdCd as shown in Fig. 
7(c). As it can be seen in Fig. 7(d), increasing the filter capacitor needs more damping resistor to damp the resonance 
which leads to higher loss, but the attenuation after resonance frequency gets better. However, increasing the damping 
capacitor (Cd) leads to have more stable system and better transient response with lower damping resistor, but 
attenuation after resonance frequency reduces. As it is concluded in literature review as well ( [11]- [14], and  [22]), the 
best configuration is to keep both filter and damping capacitors equal even-though it brings more losses compared to the 
scenario where Cd is larger than Cf.  
Power loss in the damping branch can be calculated using FFT of the current flowing through the damping branch. 
Calculation of loss in damping branch for both cases has been addressed in  [22]. 
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D. Grid-side filter 
Method 1)  
The first method is using the filter configuration shown in Fig. 7(a). The capacitor ideally draws all the high frequency 
current harmonics. If the damping resistor is correctly chosen, the impedance of the damping branch is still smaller than 
the impedance of the grid-side filter inductance at switching side-band frequency [Fig. 7(a)]. By adding the damping 
resistor, the grid-side filter inductor voltage is influenced by the current ripple flowing through the filter capacitor.  
 Fig. 8(a) shows the common coupling, damping branch, and grid-side filter inductor voltages along with the grid 
current. The grid-side filter inductor voltage is proportional to the converter-side inductor current ripple as shown in 
Fig. 8(b) for one switching cycle. If the grid inductor voltage in this figure compares with converter current ripple in 
Fig. 4(b) it can be seen that both waveforms are identical. The aim is to present maximum current ripple for this 
inductor as shown with ǻig,max as a function of damping resistor as follows: 
 
f dL
v R iv '  (26) 
Eq. (26) implies that the voltage across the grid-side filter inductance is a function of damping resistor and converter 
current ripple. ǻt in Fig. 8(b) is approximately equal to T2+T3 = (1+ma)Ts/4. To express (26) more accurately, the 
corresponding line equation for line “a” and “b” in Fig. 8(b) is found and accordingly, the inductance value can be 
achieved as (29). 
      ( ) 1 12 / 3dline a a m dc a m
c
R
v t m V V t T m V T
L
     (27) 
       ( ) 2 1 2 12 / 3dline b a m a m dc a m
c
R
v t m V t T T m V V T m V T
L
       (28) 
 Lf,min§  max * 118d as g
i
R m
f i
' '  (29) 
where ǻig* is the maximum allowable current ripple at grid side with respect to the grid regulations. Using (25) and 
(29), the values for Lf and Rd can be calculated.  
 
(a) (b) 
Fig. 8: The grid-side inductor (a) current and voltage and (b) magnified maximum inductance voltage and current in one switching cycle. 
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(a) (b) 
Fig. 9: (a) three-phase PFC with LISN equivalent circuit, and (b) single phase equivalent circuit of the filter at hth harmonic with LISN (h  180). 
Method 2) 
Using the filter configuration shown in Fig. 7(c) changes the grid current ripple and finding the minimum required filter 
inductance is not easy. Because, the attenuation that this configuration brings is much larger than the previous method 
and the high frequency current ripple is almost negligible. Designing this filter parameter often ends up with oversizing, 
since the design is for a stiff grid or literally for no grid impedance. The concern in this case is more on the filter size 
rather than loss. The grid high frequency current ripple is almost negligible and that does not create a big core loss. But 
if the grid filter inductance becomes bigger than the required value the core size and copper loss increase.  
Providing well-defined grid impedance which is defined by the standards can be beneficial for having an optimum filter 
and providing repeatable measurements as well. By introducing the WBG switches, the switching frequency of 
converters are increased which means the major converter current harmonics drops at high frequency where Line 
impedance stabilizing network (LISN) can provide well-defined impedance. The three-phase PFC using LISN 
equivalent circuit is shown in Fig. 9 with the single-phase equivalent circuit of filter for high frequency current ripple (h 
 180).  
The converter-side inductor and filter capacitor are derived in the previous sections. To optimally design the grid side 
filter inductance, the equivalent circuit is used and the required inductance value to fulfill the grid regulation is achieved 
using KVL. 
 
 
2
2
*
an
f LISN c h h
g
V
L R L a
I
D Z DZ  
§ ·§ ·¨ ¸¨ ¸¨ ¸© ¹© ¹
 
2 1f c hC LD Z   
(30) 
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IV. RESULTS AND DISCUSSION 
To verify the proposed filter design methods, two LCL filters are designed for a 5 kW silicon-carbide (SiC) based three-
phase PFC. The converter is connected to a grid simulator (A 5.5 kVA grid simulator- California instrument CSW5550) 
to observe the performance of the converter under different conditions. The controller is dq control in the rotational 
reference frame and it is implemented in dSPACE system. Two case studies have been taken 1) filter configuration I 
shown in Fig. 7(a) and 2) filter configuration II shown in Fig. 7(c). All measurements are done using LISN to make sure 
the measurements are repeatable. 
According to the specification of the converter, by considering 30% current ripple as the limit for the converter-side 
inductance value and using (5), the inductor Lc becomes 580ȝH for 700 V dc link voltage which is the worst case 
condition for the converter [see TABLE 2]. MPP toroidal core has been utilized for this inductor. A great attention has 
been dedicated to the saturation flux density, size and number of winding turns to avoid saturation and increasing the ac 
copper resistance. The specifications of the inductor are shown Fig. 10(a). Since, MPP features a soft saturation 
behavior like the other powder cores family, the inductance value changes by changing the main current through the 
fundamental frequency of the grid. Fig. 10(b) shows the change in the inductance value for different load conditions. As 
it can be seen, for no-load or grid current lower than 2 A, the inductance value is 870 ȝH. As soon as the instantaneous 
current increases (more than 2 A), the inductance value starts to decrease. The full load inductance is about 580 ȝH. 
This variable inductance value causes a change in the profile of the current ripple.  
The minimum filter capacitance having 5% of nominal ac voltage as voltage ripple is 0.45 ȝF (using (21)). The 
maximum filter capacitance using (18) is 5 ȝF. To reduce the grid-side filter inductance size the maximum filter 
capacitor is chosen. TABLE 4 lists the filter parameters for two configurations. The experimental results are provided 
for 700 V and 564 V dc link voltages. 
 
Tg/4 Tg/2 3Tg/4 Tg
580
Time (sec)
680
800
854
870
In
du
ct
an
ce
 (ȝ
H
)
25% load
50% load
75% load
100% load
(a) (b) 
Fig. 10: (a) wiring of the toroidal core, and (b) the inductance change through fundamental frequency of main current for different loads. 
Page 14 of 18IEEE-TPEL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
For Peer Review
TABLE 4: The filter parameters for configuration I and II. 
Parameters 
Values for 
Configuration I 
Values for 
Configuration II 
ǻi (A) 30%×¥2 × Inom = 3 
Lc (ʅH) 580 
ǻig (A) 0.2 —* 
Lf (ʅH) 320 100 
Rd (ё) 10 5 
ǻVripple (V) 5%×230¥2 
Cf (ʅF) 0 2.5 
Cd (ʅF) 5 2.5 
Ploss,damping @full load (W)  4 0.85 
*Instead of current ripple, the current harmonic according to the standard which is 0.3% of nominal current is used (IEEE 519). 
The simulation and experimental results for the first configuration are shown in Fig. 11 for 700 V dc link voltage. Fig. 
11(a) and (b) demonstrates the simulated converter and grid currents, respectively. Fig. 11(c) shows the measured 
converter, grid and damping branch currents. The converter and grid current ripple at peak confirm the analysis for 
linear modulation. According to the dc link voltage level, it is expected to see the maximum current ripple at zero-
crossing. However due to the dc magnetization of the core material, the inductance value at zero crossing is about 870 
ȝH (a little bit smaller than that because of the current ripple magnitude- 2.4 A) while in the peak is equal to 580ȝH. 
Therefore, the current ripple at zero crossing is reduced accordingly while at peak it is increased. If the (5) and (6) used 
for the same condition, the current ripple is equal to the experimental results. Harmonic analysis of the current before 
and after the filter demonstrates sufficient attenuation at especially switching side-band harmonics [see Fig. 11(d)]. The 
harmonic performance of the converter and grid current are also shown in Fig. 11(e) and (f). 
 
(a) (b) 
 
(c) (d) 
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(e) (f) 
Fig. 11: The simulation and experimental results for configuration I (a) and (b) simulated converter and grid current, (c) measured converter, grid, and 
damping branch current (d) harmonic comparison after and before filter, (e) the harmonic performance of converter current (f) the harmonic 
performance of grid current (Current: 5 A/div, FFT: 20 dB/div, Frequency: 16 kHz/div, Time: 5 ms/div). 
 
(a) (b) 
Fig. 12: The experimental results for configuration II (a) the current behavior of the filter capacitor, converter side inductor, and damping branch (b) 
grid current and its harmonic. 
For configuration II, the same experiments are done and the results are shown in Fig. 12. The harmonic performance of 
the converter current is not shown because it is similar to Fig. 11(e).  
V. CONCLUSION 
This paper has presented an analytical method for designing LCL filter based on the operation principle of a three-phase 
power factor correction rectifier (PFC). The method is explained by current and voltage behavior of the converter-side 
inductance. The converter current ripple determines all the filter parameters and defines a suitable margin for these 
parameters. A general equation is derived in this paper for converter current ripple which is applicable for sinusoidal 
PWM and third harmonic PWM. Filter capacitor is designed using this equation directly. The damping is provided by 
adding a resistor in series with filter capacitor. Therefore, the grid filter inductance is influenced by this resistor. The 
required inductance value is derived as a function of damping resistor and converter current ripple. However, to reduce 
the power loss in the filter and achieve an optimum design, the damping structure changes. Since in this paper, silicon-
carbide switches (SiC) are used for designing the converter, consequently the switching frequency is in the order of 
couple of 10 kHz due to better switching characteristics of SiC. Therefore, line impedance stabilization network (LISN) 
can actively provide well-define impedance for switching side-band harmonics. Using LISN easily gives the grid side 
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filter inductance. Two LCL filters for a 5 kW three-phase SiC based PFC have been designed and tested for different 
scenarios. The experimental results are match with the analysis. 
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Abstract- This paper presents an analytical method for designing 
the inductor of three-phase power factor correction converters 
(PFCs). The complex behavior of the inductor current 
complicates the inductor design procedure as well as the core 
loss and copper loss calculations. Therefore, this paper analyzes 
the inductor voltage/current for sinusoidal pulse width 
modulation technique. Accordingly, the maximum current 
ripple as a function of the dc link voltage is derived and the 
minimum required inductance value is calculated. To explain 
the copper and the core losses in the inductor, the single-phase 
equivalent circuit is used to provide the inductor current 
harmonic spectrum. Therefore, using the harmonic spectrum, 
the low and high frequency copper losses are calculated. The 
high frequency minor B-H loops in one switching cycle are also 
analyzed. Then, the loss map provided by the measurement 
setup is used to calculate the core loss in the PFC application. To 
investigate the impact of the dc link voltage level, two inductors 
for different dc voltage levels are designed and the results are 
compared. 
I. INTRODUCTION 
The grid-connected PWM voltage source converters such 
as power factor correction converters (PFCs) are used to 
improve the power quality in addition to providing adjustable 
dc link voltage and modulated current and voltage [1-5]. In 
fact, PFCs operate by keeping the dc link voltage at a desired 
reference. The measured and reference dc voltage let the 
controller to generate a PWM pulses for the switches. 
Therefore, the ac link voltages (e.g. VaN) are modulated with 
high frequency PWM and the current due to presence of the 
inductor is programed to have a desirable sinusoidal current 
[Fig. 1(a)] [3]. The inductor current, however, contains high 
frequency current ripple which varies in amplitude and duty 
cycle as shown in Fig. 1(b). Unlike dc/dc converters where 
the dc bias and current ripple is constant, in PFCs both the dc 
bias and current ripple are constantly varying. An 
inappropriate inductor design can easily cause saturation of 
the core as well as excessive heat on core and copper [7]. The 
minimum inductance value in converters is normally 
determined using the maximum allowable current ripple in 
the inductor. In three-phase PFCs, the complex behavior of 
current ripple is a challenge. Since the maximum current 
ripple is a function of all three PWM ac link voltages. 
Therefore, expressing the current ripple to find the minimum 
required inductance value is quite necessary. Furthermore, 
this expression is useful in calculating the core and copper 
losses in inductors [8, 9]. 
In [10], a method for measuring the core loss of single-
phase PFCs has been proposed. This paper has mainly 
focused on the minor B-H loops which are generated due to 
the PWM. The main problem of measuring/calculating the 
core loss in single-phase PFCs is that due to the inductor 
current behavior, the minor B-H loops caused by high 
frequency current ripple are not closed. Therefore, this paper 
has presented a method to measure the core loss accurately. 
In three-phase rectifiers, due to the interaction of all three ac 
link voltages in generating the current ripple, the B-H loops 
are no longer similar to closed-loop B-H trajectory of the 
single-phase PFC. On the other hand, in one switching cycle, 
the B-H curve contains several minor B-H loops. Therefore, 
the calculation of core loss caused by high frequency current 
ripple in three-phase PFCs is more challenging.  
There are various methods for calculating the inductor core 
loss for non-sinusoidal current which have been addressed in 
[11], such as using loss map, improved generalized Steinmetz 
equation (iGSE) and improved-iGSE. These three methods 
deal with the minor B-H loop as well as dc magnetization 
effect on core loss. 
The second source of power loss in inductors is resistive 
losses. Various studies have been performed to calculating 
the copper loss in inductors for non-sinusoidal current 
waveform [13, 14]. Accurate formulas have been derived 
such as Dowell and Perry [13]. In [14], a method for 
calculating the ac copper loss of toroidal cores has been 
proposed using Dowell’s equation. In [15], the ac resistance 
of dc/dc converters has been analyzed using Fourier series of 
the current waveform. To calculate the ac copper loss for 
three-phase PFCs, this paper uses the fast Fourier transform 
of the inductor voltage.  
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Fig. 1. (a) The schematic of a three-phase PFC, (b) the inductor current and 
voltage waveforms (Tgrid = 20Tswitching). 
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This paper analyzes the inductor current and voltage of 
PWM PFCs to be able to optimize the inductor design for 
PFCs. A general expression for the inductor current is 
presented when the modulation scheme is sinusoidal pulse 
width (SPWM). Accordingly, the maximum current ripple is 
evaluated and shown its dependency to the dc link voltage 
level. Based on the derived formulas, the minimum required 
inductance value is chosen. Then, analyses of high frequency 
ac copper loss using the fast Fourier transform (FFT) of the 
ac link voltages is presented. The core loss and minor B-H 
loops caused by PWM switching are also analyzed. The core 
losses are measured by the experimental setup. Finally, 
inductors for a 5 kW three-phase two-level PWM PFC are 
designed and compared to investigate the impact of the dc 
voltage level on inductor loss. 
II. INDUCTOR VOLTAGE AND CURRENT OF PFCS 
The voltage across the inductor (e.g. phase a) in PFCs is a 
function of all three phases which can be expressed as follows 
(see Fig. 1(a)): 
 ( ) ( )( )La a anv t v t v t= −  (1) 
where vLa and va are the inductor voltage and grid voltage, 
respectively. van depends on the common mode voltage (vnN) 
and is expressed in (2). 
 ( )( ) 1 / 3 2 ( ) ( ) ( )an aN bN cNv t v t v t v t= − −  (2) 
where vxN is the ac link voltage of phase x (x = a, b, c). 
To explain the current ripple behavior in one switching 
cycle, the grid frequency (e.g. 50 Hz) is assumed to be very 
smaller than the switching frequency. Therefore, the grid 
voltage is constant during one switching cycle.  
The combination of all three ac link voltages during 
different switching sequences shows that van has two 
behaviors in two time intervals. The first interval is referred 
to a time when the absolute value of the phase a’s reference is 
between the other phases’ references. The second interval is 
when absolute value of phase a’s reference is larger than the 
others. Therefore, the inductor current ripple is also affected 
and shows two different behaviors in these time intervals. 
Fig. 2 shows the current ripple and voltage.  
If the current ripple is determined using (1) and (3), then 
according to the inductor current ripple behavior (shown in 
Fig. 2), the average square value of the current ripple can be 
expressed as two equations (4) and (5) (bottom of the page). 
 ( ) ( )( ) a ana v t v ti t tL
−
Δ = Δ  (3) 
where L is the inductance, and ǻt is the time period when the 
current changes. (4), (5) 
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Fig. 2. Inductor current, grid voltage, and Van when (a) vc,b<va<vb,c and (b) 
va>vb,c (Ts is switching period, Vdc is the dc link voltage). 
In (4), v = va/Vdc, T1 = (1-vc,ref), T2 = vca,ref, and T3 = vab,ref 
(vxref the reference waveform). In (5), T1 = (1-va,ref), T2 = 
vac,ref, and T3 = vcb,ref. 
According to (3), it can also be concluded that in the stated 
time intervals there are two switching cycles where the 
maximum current ripple happens. In the first interval, the 
maximum current ripple happens at zero crossing of the main 
current. In the second interval, at the peak current the 
maximum ripple happens.  
The relationship between the voltage, inductance and 
switching frequency is stated as (6) and (7). 
 { }3 , 0,1, 2, ...
12
dc
a
s
V
i M k k
Lf
θ πΔ = = ∈  (6) 
 
( )[ ]
( ) { }
1
1 0.5
2
2 1 , 0,1, 2, ...
2
a dc m
s
i MV V M
Lf
k k
π
θ
Δ = − +
= + ∈
 (7) 
M is the modulation index. According to (6) and (7), the 
maximum current ripple is a function of dc link voltage. On 
the other hand, the maximum current ripple at zero crossing 
is dominant in (6) and (7) when inequality (8) is correct. 
 ( ) 0.7 ,2 /m dc
M
u u V
M
V≤ =
+
 (8) 
III. INDUCTOR LOSSES IN PFCS 
A. Equivalent circuit of three-phase PFC 
For further analyses, especially for calculating the high 
frequency copper losses, the single-phase equivalent circuit is 
necessary. As it is shown in (1), the voltage across the 
inductor is influenced by van and the grid voltage. Therefore, 
the equivalent single-phase circuit of PFC can be depicted as 
Fig. 3.  
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( )
( )( ) ( ) ( )( )
( )
2 33 32
2 3 2 11 2 1
, ,2
1 / 3 1 / 32 1 / 3
32 3 1 3 1 / 3 3 13
dc s
a b c a c b
V T v T v T vTvT v T vT
i v v v
v v v v vL
− + + ++ +
Δ = − + < <
+ − −
ª º§ ·¨ ¸ « »© ¹ ¬ ¼                      (4)   
( )
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( )
2 33 32
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Fig. 3. The single-phase equivalent circuit of PFC 
From Fig. 3, it can be seen that the voltage which generates 
the high frequency current harmonics is Van. 
The fast Fourier transform (FFT) of Van at (mfs±nfg)th 
harmonic is derived based on the Bessel function for a 
naturally sampled SPWM [17]. 
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Using (9), the high frequency current harmonic content (hth 
harmonic) can simply be expressed as:  
 / , 2h hg an g g gI V Lh fω ω π= = . (10) 
FFT of the voltage reveals that the maximum current 
harmonic happens at side-band harmonic of the switching 
frequency (i.e. fs ± 2fg) [4]. 
After choosing the inductance value for the converter using 
(6) or (7), the harmonic contents of current can be found by 
(9) and (10). This equation can be used to determine the high 
frequency power loss in the inductor.   
B. Copper loss 
An inductor current waveform consists of a low frequency 
(grid frequency) and high frequency components. If the rms 
value of the fundamental component as well as all high 
frequency harmonics are known the low and high frequency 
copper loss can be calculated. The copper loss in PFCs is 
written as follows as a function of low and high frequency 
components: 
 2 2,
1
copper dc g m m n
m n
P R I r I
∞ ∞
= =−∞
= +¦¦  (11) 
where Rdc is the dc resistance of the copper, Ig is the 
fundamental current component. rm is the ac resistance in 
multiple of switching frequency and Im,n is the rms current of 
the high frequency side-band harmonics. 
The ac resistance for a multi-layer toroidal core is 
calculated using (12) [14]. 
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( )
2 2
1 22 2
@ 60
2 sin 2
2 cos 2
/ , 0.884 , 7.1 /
m m
m m
X X
mm
m X X
DC m
m m m m
C
e e Xr D
X K K
R e e X p
X d d D fδ δ
−
−
− +
=
+ −
= = =
§ ·¨ ¸© ¹
D
 (12) 
where D is conductor diameter, įm is the skin depth for ith 
harmonic, p is the winding pitch, and K1, K2 are winding 
correction factor and core proximity factor, respectively. The 
ac resistance is the average of ac resistance for inside and 
outside diameter of the core. Therefore, (12) is used to 
calculate the ac resistances for inside the diameter and outside 
diameter of the core. On the other hand, total ac resistance 
can be expressed as: 
 
2
inside outside
m m
m DC
r r
r R
+
=  (13) 
As it is noticed in (12), X is only calculated for the 
switching frequency and its multiples without considering the 
impact of the grid frequency. Because, the switching 
frequency is too much larger than the grid frequency. 
C. Core loss 
The inductor core loss in PFCs includes low frequency 
(e.g. 50 Hz) and high frequency core losses. The low 
frequency core loss in this application is almost negligible, 
though calculating this loss using Steinmetz equation is quite 
straightforward.  
 p kf Bα β=  (14) 
where k, Į, and ȕ are the Steinmetz parameters and can be 
obtained from the datasheet.  
To calculate the high frequency core loss, however, the 
Steinmetz equation is not applicable. Since, the current 
waveform is not sinusoidal and also the dc magnetization in 
core is not zero. Therefore, either the improved generalized 
Steinmetz equation (iGSE) or loss map are the effective 
solutions to be used for non-sinusoidal exciting current [10-
12]. 
To use either of the mentioned methods, magnetic field 
intensity (H) and variation in flux density (ǻB) are required. 
ǻB and ǻH are calculated in (15) while these two parameters 
are nonlinearly related to each other by ȝ.   
 
0
1
, /
sT
L eB v dt H N I lNA
B Hμ
Δ = Δ = Δ
=
³  (15) 
where N, A, le and ȝ are the number of turns, the core cross 
section area, the effective magnetic path, and permeability, 
respectively.  
Fig. 4 shows the variation of the flux density, the magnetic 
field intensity, and the current in inductor of PFCs in one 
switching cycle. As it can be seen, in one switching cycle, 
there are several minor B-H loops which create different core 
losses. To simplify the core loss calculation, just the large B-
H loops are considered and the rest are neglected. In Fig. 4, 
Havg_1 and Havg_2 are defined for the corresponding B-H loops 
in each switching cycle. As it can be seen, the frequency of 
minor B-H loops in each switching cycle is higher than the 
switching cycle. 
To calculate the core loss, this paper is using loss map. The 
selected approach in this paper for calculating the core loss is 
widely used in [10], [16]. Schematic of the prepared 
measurement setup is shown in Fig. 5.  
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Fig. 4. Operation waveform of inductor when (a) vc,b<va<vb,c and (b) va>vb,c. 
 
Fig. 5. Schematic of the measurement setup for core loss calculation. 
IV. ALGORITHM OF INDUCTOR DESIGN FOR PFCS 
Based on the expressions for the current ripple in this 
paper, an algorithm for the inductor design in PFCs is 
proposed. Fig. 6 shows the flowchart which consists of 
copper loss and core loss calculation routines.  
V. INDUCTOR DESIGN EXAMPLE OF THREE-PHASE PFC 
A. Converter’s specifications 
To illustrate the effectiveness of the algorithm and also the 
derived equations for designing inductors, this section is 
designing two inductors for two different dc link voltages. 
The converter is a 5 kW three-phase two-level PFC which is 
implemented using SiC switches. The control of the grid-
connected PFC is performed by means of DSP. The 
specifications of the prototype are listed in Table 1. 
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Fig. 6. Algorithm of designing the inductor for PFCs 
Table 1. Specifications of the converter. 
Rated power (Pr) 5 kW 
Phase current (peak) (In) 7¥2 A 
Line-line voltage (Vll) 230¥3 V 
Grid frequency (fgrid) 50 Hz 
Maximum current ripple (ǻimax) 30% In
Switching frequency (fs) 50 kHz 
Modulation scheme SPWM 
To analyze the effect of different dc link voltages, two 
values for dc link has been considered (1) 700 V and (2) 
900V. Obviously, the larger the dc link voltage, the lower the 
current ripple is for the constant inductance value.  
With 700V dc link voltage, the maximum current ripple 
happens at zero crossing. In the contrary, for the higher dc 
voltage, the maximum happens at current peak (based on (8)). 
The required inductance values of both inductors are 620 ȝH 
and 700 ȝH, respectively. However, in practice, to avoid core 
saturation the worst case which happens at peak current is 
considered [12]. For the lower DC link voltage, the difference 
between the current ripple at zero crossing (3 A) and peak 
current (2.77 A) is small. Therefore, the inductance value of 
the lower dc link voltage is changed to 580 ȝH to limit the 
current ripple at peak current to 3 A. 
B. Core and winding 
To have large saturation limit, Iron-power Kool-Mu with 
low permeability has been chosen. Since the number of turns 
is high, therefore the toroidal core is preferably chosen.  
Multi-layer winding potentially increases the high 
frequency winding loss due to proximity effect. To avoid this 
effect, it has been tried to keep the winding single-layer. 
However, the inside diameter of the core has technically more 
than one layer. Therefore, the ac resistance is slightly larger 
than what is calculated for a single-layer winding. Fig. 7 
shows winding of the toroidal core (the wires are solid wire). 
C. Losses 
To calculate the copper loss, using the algorithm, first the 
FFT of voltage is calculated using (9). The current harmonic, 
therefore, is calculated by (10). Fig. 8 (a) shows the high 
frequency current harmonics at different carrier frequencies 
(i.e. 50 kHz, 100 kHz, 150 kHz) and their side-band 
harmonics. Higher frequencies than 150 kHz are not 
considered because their amplitude is below 0.5% of the 
nominal current. The ac resistance for above frequencies are 
calculated based on (13) and shown in Fig. 8(b), note that the 
dc resistance of the 580 ȝH inductor is 93 mȍ and for 700 ȝH 
is 107 mȍ. The total ac copper loss for the first inductor is 
120 mW and for the second one is 150 mW. It should be 
noted that, variation in ac resistance of a toroidal core is not 
linear. It depends on two nonlinear parameters in (12): K1 and 
K2.  
 
Fig. 7. Winding structure of the designed inductors. 
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To calculate the core loss, as it is discussed, the major core 
loss is generated by the minor B-H loops. On the other hand, 
high frequency current ripples affect the core loss rather than 
the ac copper losses. Besides, the dc magnetization has a 
great impact on the core loss and core’s datasheet is no longer 
valid for this condition [16]. Therefore, for calculating the 
core loss accurately, the experimental setup which is 
explained in section III is used. As it is mentioned, in one 
switching cycle, there are more than one B-H loops. In the 
experiments, only the major B-H loops are considered. Thus, 
the core losses have been measured at higher frequencies than 
the switching frequency [see Fig. 4].  
The experimental results of the core loss setup are shown in 
Fig. 9. The experiments are done for different dc 
magnetization as well as different current ripple and based on 
that the loss are measured with high precision current and 
voltage probes as it is explained in [16]. 
According to the calculated core loss and copper loss for 
both inductors, the total calculated loss is listed in Table 2. As 
it can be seen the dominant power loss in inductors is the core 
loss. Besides, the low frequency copper loss is mainly 
determining the copper loss for both inductors, even though 
the spectrum of current at high frequency for both inductors is 
different from each other. 
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Fig. 9. Core loss versus magnetic field intensity for different ripples (Core: 
Kool-Mu 77617). 
Table 2. Design comparison of the inductors 
 Number of turns 
Copper 
losses(W) 
Core 
losses(W) 
Total 
loss (%) 
Vdc = 700V, 
Lreq=580 ȝH 80 4.67 15 1.18 
Vdc = 900V, 
Lreq=700 ȝH 91 5.4 17 1.35 
VI. CONCLUSION 
This paper has analyzed the inductor voltage and current 
behavior of three-phase power factor correction converters 
(PFCs). The current behavior of the three-phase PFC is 
complicated and studying this behavior is necessary to 
calculate the required inductance value, the core loss, and 
copper losses of the inductor. In this paper, the inductor 
current ripple for sinusoidal pulse width modulation 
technique is expressed as a function of: (1) ac input, (2) dc 
output voltage, (3) the reference voltages of the carrier 
waveform, (4) the inductance value, and (5) the switching 
frequency. The maximum current ripple has also been derived 
as a function of dc link voltage. As a result, it is explained the 
maximum current ripple dependent on the dc voltage level 
can either happen at zero crossing or peak current.  
After determining the required inductance value, the 
inductor losses need to be analyzed. To calculate the low 
frequency and high frequency copper losses, using the single-
phase equivalent circuit, the current harmonic spectrum is 
analyzed. To calculate the core loss, the loss map is used. 
According to the inductor current behavior, in one switching 
cycle, there are more than one minor B-H loop. Therefore, in 
this paper, to simplify the core loss calculation only the large 
B-H loops are considered (in one switching cycle).  
The achieved results and expressions for the inductor 
current and voltage are used to design two inductors for two 
different dc link voltages to investigate the impact of the dc 
link voltage on the losses. According to the achieved results 
the following conclusions have been listed: 
• The higher dc link voltage the smaller current ripple. 
• The higher dc link voltage the larger inductor loss. 
• The high frequency ac copper losses are relatively 
smaller than the low frequency copper loss. 
• In one switching cycle, there are several minor B-H 
loops. 
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• The frequency of the minor B-H loops in one 
switching cycle is higher than the switching frequency.  
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Abstract 
This paper studies the inductor design for three-wire and four-wire power factor correction converter 
(PFC). Designing the efficient inductor for this converter (regardless of connecting the midpoint to the 
ground) requires a comprehensive knowledge of the inductor current and voltage behavior.  This paper 
investigates how changing three-wire PFC to four-wire counterpart influences the inductor design in 
terms of size, losses, and overall efficiency of the converter. Therefore, the inductor current and 
voltage waveforms are analyzed and generalized in both cases for one switching cycle to build a 
foundation for comparison. Accordingly, the analyses are able to interpret the differences between 
both configurations and explain the core losses and the copper losses of inductors, especially those 
caused by the high frequency ac current ripple. Finally, two inductors are designed for a 5 kW PFC 
experimental setup. The experimental results which are performed for three-wire and four-wire PFC 
show a good match with the analyses. 
Introduction 
Pulse width modulation voltage source converters are widely applied as power factor corrections 
(PFCs) to fulfill the international grid standards (e.g. IEEE-519) and provide sinusoidal input currents, 
adjustable power factor, and adjustable dc link voltage [1]-[5]. To achieve high efficiency PFCs, 
power losses in reactive components especially inductors need to be reduced. Optimizing the inductors 
has not only a great impact on the efficiency of the converter, but also a great impact on the overall 
size and cost of the converter. In three-phase PFCs, the inductor current due to the modulation scheme 
(for constant switching frequency) is changing in amplitude and duty cycle [6]. In other words, the 
inductor current contains high frequency current ripple which determines the high frequency ac losses 
in the inductor. An inappropriate inductor design without considering the effect of the current ripple 
may cause saturation in the core and also excessive rise in the temperature of the inductor caused by 
high losses in the copper and core [7]. Therefore, understanding the inductor current behavior helps to 
optimize the inductor design and calculates the core and copper losses [6].  
In the three-phase PFC applications, however, to provide neutral current path, the middle point of the 
dc link is connected to the ground. The fourth wire which provides a current path for the zero 
sequence current should be controlled individually. Several research has been accomplished with 
respect to the control of 4-wire inverters or rectifiers [8]-[11].  
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Fig. 1: Schematic of the three-phase (a) 3-wire PFC and (b) 4-wire PFC. 
The main drawbacks of this configuration are 1) the dc link voltage should be at least twice of the 
maximum ac grid voltage and 2) the widely used controller scheme for three-phase PFCs in rotating 
dq-reference frame is not applicable since all three phases are independent [9]. Due to this connection, 
the inductor current behavior changes and becomes similar to the single-phase PFC. On the other 
hand, the high frequency inductor losses change compared to the three-wire counterpart. Fig. 1(a) and 
(b) show the schematic of a 3-wire three-phase PFC and a 4-wire three-phase PFC, respectively.  
There are various methods for calculating the inductor core loss for non-sinusoidal excitation current 
which have been addressed in [12], such as using loss map, improved generalized Steinmetz equation 
(iGSE), and improved-iGSE. These three methods deal with the minor B-H loop, however among all 
these methods only loss map method has considered the impact of dc pre-magnetizing on core loss 
calculation. In [13], a method for measuring the core loss of single-phase voltage source converters 
has been proposed. This paper has mainly focused on the minor B-H loops due to the high frequency 
current ripple. In 3-wire PFC, due to the interaction of all three ac link voltages in generating the 
current ripple, the B-H magnetizing trajectory is no longer similar to B-H trajectory of the 4-wire PFC. 
On the other hand, in one switching cycle, the B-H curve may contain more than one minor B-H loops 
[6]. Therefore, the calculation of core loss caused by high frequency current ripple in 3-wire three-
phase PFC is different from 4-wire three-phase counterpart.  
The difference in high frequency current ripple behavior in both configurations (i.e. 3-wire and 4-wire 
PFC) causes different current harmonic spectrum. This difference causes different high frequency ac 
copper losses in both designed inductors for the configurations. Therefore, in addition to the different 
core loss interpretation for both configurations, the ac copper loss analysis is also different. Various 
studies have been carried out to calculate the copper loss in inductors for non-sinusoidal current 
waveform [14], [15]. Accurate formulas have been derived such as Dowell and Perry [14]. In [15], a 
method for calculating the ac copper loss of toroidal cores has been proposed using Dowell’s equation. 
In [16], the ac resistance of dc/dc converters has been analyzed using Fourier series of the current 
waveform. To calculate the ac copper loss for three-phase PFCs, the fast Fourier transform of the 
inductor voltage is utilized in this paper. 
Different methods for designing the inductor for 3-wire PFCs have been investigated in the literature 
[17]-[19]. Different studies have focused on different control strategies for 3-wire and 4-wire PFCs. 
However, the impact of configuration on inductor design for three-phase PFCs has not been 
investigated. A comparison between the inductor current and voltage behavior for these two 
configurations gives a good understanding of the losses in the inductor. In fact, the main objective of 
this paper is answering to this question that which configuration is more suitable for achieving higher 
efficiency with the same switching method. 
This paper compares the inductor design for two configurations of the PFCs 3-wire and 4-wire PFC. 
The inductor voltage and current in both configurations are analyzed using the single-phase equivalent 
circuit. The maximum current ripple for both configurations are derived and compared. According to 
the derived expressions for maximum current ripple, the minimum required inductance values are 
calculated and for a 5 kW three-phase PFC setup two inductors are designed. Experiments are carried 
out to have a fair comparison. 
Single-phase equivalent circuit of the converter 
Single phase equivalent circuit of the converters gives all the required information of the circuit in a 
simpler model of the converter. In addition, it is necessary for analyzing the harmonic behavior of the 
complicated three-phase system such as the PFC. Therefore, in this section, to understand the inductor 
current and voltage behavior of both configurations, the single phase circuit is achieved and the further 
studies are done to have a complete model for comparison of both systems.  
A. 3-wire PFC 
The inductor voltage (e.g. phase a) in 3W-PFC [see Fig. 1(a)] is a function of the grid voltage (vga(t)) 
and van(t). Therefore the inductor voltage of “phase a” can be written as: 
( ) ( )( )
aLa g an
v t v t v t= −  (1) 
where van(t) is the function of the common mode voltage (vnN(t)): 
( ) ( ) ( ) ( ) ( )( ) 1 2 1 1
3 3 3 3an aN nN aN bN bN
v t v t v t v t v t v t= − = − −  (2) 
In (2), vxN is the ac link voltage (x = phase a, b, or c). The single-phase equivalent circuit which is able 
to explain the voltage across the inductor in this case can be expressed and depicted from (1) as shown 
in Fig. 2(a).  
By assuming the sinusoidal pulse width modulation (SPWM) as a modulation scheme, the inductor 
voltage is varying over the fundamental period (e.g. Tgrid =1/50 sec)  and the duty cycle changes from 
one switching cycle to another as shown in Fig. 2(b). The inductor voltage of for instance “phase a” is 
dependent on all the three ac link voltages. This makes the inductor current behavior complicated.  
According to the single-phase equivalent circuit, the fast Fourier transform (FFT) of the inductor 
voltage can be calculated. The FFT of the ac link voltage for “phase a” is derived based on the Bessel 
function for a naturally sampled SPWM (m and n are carrier and base-band index variable) [20]. 
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where M is the modulation index and Vdc is the dc link voltage. The FFT of van(t) using (2) can be 
expressed as follows: 
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where Q(t) is as (5). 
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B. 4-wire PFC 
Connecting the middle point of the dc link to the ground causes the common mode voltage becomes 
zero (i.e. vnN(t) = 0). On the other hand, this connection makes the three-phase system as a three 
independent single-phase system. Therefore, the inductor voltage becomes a function of the grid 
voltage and the ac link voltage. 
( ) ( )( )
aLa g aN
v t v t v t= −  (6) 
Using the same explanation for the 3-wire PFC, the single-phase equivalent circuit of 4W-PFC can be 
depicted as Fig. 2(c). In this case, as it is clear the inductor voltage of for instance “phase a” is only 
affected by the corresponding ac link voltage. Therefore, the harmonic spectrum of the voltage across 
the inductor will be different from the 3-wire PFC [see (3) and (4)].  
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Fig. 2: The 3W-PFC (a) single phase equivalent circuit, (b) the inductor voltage and the 4W-PFC (c) 
Single phase equivalent circuit and (b) the inductor voltage. 
Although, the inductor voltage in 4-wire PFC is varying over the fundamental frequency of the grid, 
the profile of the voltage is less complicated than the counterpart 3-wire PFC [see Fig. 2(b) and (d)].   
Inductor current ripple analysis 
Studying the behavior of the current ripple is important since it gives loss distribution in the inductor. 
The inductor current ripple in three-phase PFCs is a key parameter which contributes on switching 
loss of the converter and the inductor loss. The larger current ripple, the larger harmonic distortion is 
and therefore the higher ac resistance in the inductor. Besides, the larger current ripple means the 
larger high frequency minor B-H loops in B-H plane of the core material.  
In despite of interpreting all the losses in the inductor, the minimum requirement inductance value is 
the outcome of analyzing the current ripple in the inductor. Maximum current ripple determines the 
minimum required inductance value of the converter. Therefore, the effect of connecting the dc link 
midpoint to ground can be studied on the inductance value. Before proceeding to the analyses, there 
are two assumptions that have been made for the analyses. First, the grid voltage is assumed to be 
constant in each switching cycle. Second, the modulation is symmetric in every Tgrid/4. Note that in 
this paper, the variables which are written with capital letters are not time variant. 
A. Maximum current ripple in inductor of 3-wire PFC 
To understand the inductor current ripple in this converter, it is essential to know how the converter is 
performing. In this paper, the conventional dq-reference frame control is used for controlling the input 
current and the dc link voltage [21]. The aim of the controller is to keep the output dc voltage constant 
and program the input current. The output of the dq to abc transformer is the reference voltages which 
gives the modulation index. The comparison between these references and the carrier waveform 
generates the PWM pulses.  
AC link voltages (e.g. vaN(t), vbN(t), vcN(t)) as a consequence of comparison between the reference 
voltages and the carrier waveform vary between -Vdc/2 to +Vdc/2. Using (2), the voltage which 
determines the behavior of the current ripple (van(t)) can be calculated. Fig. 3 shows the interaction 
between the grid voltage, van(t) which leads to the inductor voltage and current. Note that the analyses 
have been done for one switching cycle.  
As it is explained, the inductor voltage in this configuration is the function of van(t) and the grid 
voltage. Therefore, the inductor current ripple can be written as follows: 
( ) ( ) ( )ag ana
v t v t
i t t
L
−
Δ = Δ  (7) 
The inductor current waveform is analyzed in [6] and two expressions for the ripple have been 
presented. The inductor current ripple waveform shows that there are two general intervals when in 
each interval the pattern of the current ripples are similar. The first interval is when the reference 
voltage of for instance “phase a” is between the other phases (i.e. 0 < Ȧt < ʌ/3). The next interval is 
when the reference voltage of “phase a” is larger than the other references (i.e. ʌ/3 < Ȧt < ʌ/2).  
This observation illustrates that in each time interval there is a maximum current ripple. For the first 
time interval, the maximum current ripple happens at zero crossing (i.e. Ȧt = 0). At this condition, the 
reference voltage of phase a, b, and c are 0, MVmsin(-2ʌ/3), and MVmsin(2ʌ/3), respectively. Therefore, 
T2 and T3 become equal as well as T1 and T4 (see Fig. 3(a)). On the other hand, the maximum current 
ripple for the second interval happens at peak current (i.e. Ȧt = ʌ/2). In this condition, reference 
voltage of phase a is MVm and for phase b and c are -MVmsin(ʌ/6). The maximum current ripple in 
each interval is calculated as follows: 
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According to (8) and (9), the maximum current ripple at first interval is dominant compared to the 
second time interval, if (10) is satisfied: 
( ) 0.7 /2 m dc
M
u u V V
M
≤ =
+
 . (10) 
According to (10), the position of the maximum current ripple for a three-phase PFC can be 
determined. Furthermore, using either (8) or (9), the amplitude of the maximum current ripple can be 
calculated. On the other hand, using a margin for the maximum current ripple gives the minimum 
requirement for the inductance value in this configuration. 
B. Maximum current ripple in inductor of 4-wire PFC 
In this configuration, the inductor voltage and current are less complicated in comparison with 3-wire 
PFC. The common mode voltage is zero, therefore the inductor current in each phase is only affected 
by its corresponding phase. The inductor voltage and current in one switching cycle are shown in Fig. 
4.  
As it is shown the current ripple amplitude and duty cycle is changing over the fundamental frequency 
of the grid. The current ripple is expressed in (11).  
( ) ( ) ( )ag aNa
v t v t
i t t
L
−
Δ = Δ  (11) 
 
(a) (b) 
Fig. 3: Inductor current ripple behavior of a 3-wire PFC (a) 0 < Ȧt < ʌ/3, (b) ʌ/3 < Ȧt < ʌ/2. 
 
Fig. 4: Inductor current ripple behavior of a 4-wire PFC. 
During interval T1 as shown in Fig. 4, the inductor current ripple is expressed as (12). 
1
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+
Δ =  (12) 
During interval T2, the inductor current can similarly be written as (13). 
2
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−
Δ =  (13) 
To express the current ripple as a function of time, it is assumed the current ripple in charging stage is 
equal to discharging stage of the inductor (see Fig. 4). Using (12), (13), and T1+T2 = Ts the inductor 
current ripple for sinusoidal pulse width modulation is written as follows: 
( )2 2( ) 1 4 si /n
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f
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From (14), it can be seen that the maximum current ripple happens at zero crossing (i.e. Ȧt = 0) and it 
is equal to:  
,max 4
dc
a
s
V
i
Lf
Δ = . (15) 
From these analyses for both of the configurations and the final expressions for the maximum current 
ripple (i.e. (8), (9), and (15)), the conclusions are listed as follows: 
1) The maximum current ripple happens at zero crossing for 4-wire PFC. 
2) The maximum current ripple depending on the dc link voltage level in 3-wire PFC happens 
either at Ȧt = 0 or Ȧt = ʌ/2. 
3) The maximum current ripple of 3-wire PFC depends on the modulation index. 
Discussion 
The presented analyses for the single-phase equivalent circuit and inductor current ripple behavior 
build a foundation for comparison of the inductors for two configurations. In this section, the analyses 
are used to first compare the inductance values of two configurations. Then the high frequency losses 
using the FFT of the inductor voltage and the current ripple behavior are explained and compared for 
both configurations.  
I. Inductance value 
Regardless of where the maximum current ripple in 3-wire PFC happens (i.e. either at peak or zero 
crossing), with an identical inductance value for both configurations, the maximum current ripple in 4-
wire PFC is larger. In SPWM, to have a linear modulation the modulation index should be between 
zero-one. Therefore, the worst case for comparing the current ripple in the both configurations is when 
modulation index is equal to one in linear region.  
4 3
,max ,max
w PFC w PFC
a ai i
− −Δ > Δ  (16) 
On the other hand, to satisfy the same defined limit of maximum current ripple for the both 
configurations, the minimum required inductance value of 4-wire PFC needs to be larger than the 
inductance value in 3-wire PFC. 
II. Harmonic analyses 
As it was explained, the equivalent single-phase circuit of 3-wire PFC is influenced by van(t) and vaN(t) 
influences the harmonic spectrum of 4-wire PFC. According to FFT of both voltages, it can be seen 
that the current harmonic spectrum depends on (1) the voltage and (2) the inductance value. The 
current harmonic order and the amplitude of each harmonic of the 3-wire and 4-wire PFC become 
different, since the both the voltages and the inductance values are different.  
Having an equal maximum current ripple in both configurations leads to different inductance values. 
The FFT of the voltages are also determined using (3) and (4). Therefore, the current harmonic 
spectrum at high frequencies can be calculated as /h hg an gI V Lhω= for 3-wire PFC and 
/h hg aN gI V Lhω= for 4-wire PFC ( 2g gfω π= ). 
This observation is necessary because the high frequency current harmonics give the high frequency 
ac losses. This difference in current harmonic spectrum of both configurations leads to difference in 
high frequency ac resistance of the inductors and therefore different high frequency ac losses. 
III. High frequency core loss 
Several research has been carried out in calculating and interpreting the core losses in single-phase 
PFCs which is similar to the case of 4-wire PFC. However, the current ripple behavior and its effect on 
high frequency core loss has not been conducted in 3-wire PFCs.  
In both of the configurations, the B-H plane contains a low frequency ac B-H loop caused by the 
fundamental sinusoidal current (e.g. 50 Hz) and high frequency ac B-H loops caused by high 
frequency current ripples. Since the high frequency current ripples in 3-wire PFC is completely 
different from the counterpart 4-wire PFC, the high frequency core losses are also different.  
In 3-wire PFC, there are several consecutive minor B-H loops while in 4-wire PFC there is only one 
minor B-H loop in one switching cycle. Fig. 5 shows the waveforms for two configurations. As it can 
be seen in Fig. 5(a) and (b), the current ripple behavior causes more complicated B-H loop. For 
simplicity of the calculations, in 3-wire PFC only major B-H loops have been considered for core loss 
calculations. For two general cases (see Fig. 5(a) and (b)) the shaded areas are considered for core loss 
calculation. The frequency of the minor B-H loops in one switching cycle in 3-wire PFC is higher than 
the switching frequency. Therefore, the ac core loss in this case is more affected by the switching 
frequency rather than in 4-wire PFC. 
  
 
(a) (b) (c) 
Fig. 5: The waveforms of the (a) and (b) 3-wire PFC and (c) 4-wire PFC. 
Case study 
To investigate the presented analyses for both of the 3-wire and 4-wire PFCs, a 5 kW three-phase two 
level PFC has been implemented with accessibility to the dc link midpoint to provide 4-wire PFC. The 
specifications of the converter are listed in Table 1.  
Table 1: Specifications of the 5 kW three-phase two-level PFC 
Rated power (Pr) 5 kW 
Phase current (peak) (In) 7¥2 A 
Line-line voltage (Vll) 230¥3 V 
Grid frequency (fgrid) 50 Hz 
Maximum current ripple (ǻimax) 30% In 
Switching frequency (fs) 50 kHz 
Modulation scheme SPWM 
Inequality (10) shows that in the specified three-phase PFC, maximum current ripple happens at Ȧt = 
0. Therefore, the minimum required inductance value can be calculated using (8) which is 626 ȝH. In 
practice, saturation of the core at high current causes a reduction in the inductance value. Since the 
current ripple at zero crossing (3 A) and at peak current (2.8 A) are close, therefore to keep the current 
ripple at peak current below the specified current ripple limit the inductance value is set to satisfy the 
the current ripple at peak current. Therefore, the full-load inductance value should be 580 ȝH (using 
(9)). This value is chosen for the inductor used in 3-wire PFC. To satisfy the same maximum current 
ripple for 4-wire PFC, the required inductance value using (15) is 1.16 mH. As it can be seen, the 
difference between the required inductance value in 3 and 4 wire PFC are 50%.  
Using the single-phase equivalent circuit, the side-band current harmonic spectrum of the two 
configurations can be calculated with respect to the inductance values. Fig. 6(a) shows the current 
harmonic contents of both configurations. This harmonic analyses help calculating the inductor high 
frequency ac copper losses. This paper uses the complete procedure of calculating the core loss of 3 
wire PFC for the inductor with toroidal core which has been explained in [6].  
The chosen core material for designing the inductors is Kool-Mu 776161A7. The calculated number of 
turns for the inductor of 3-wire PFC is 63 turns and for the inductor of 4-wire PFC is 81 turns. 
Therefore, it is expected that both of the high frequency and low frequency copper loss in 4-wire PFC 
are higher. Fig. 6(b) shows the high frequency ac copper loss calculated for both configurations. It 
should be noted that the low frequency ac copper loss (i.e. 50 Hz) is dominant to the high frequency ac 
copper losses. The low frequency inductor ac copper loss in 3-wire PFC is 4.55 W and in 4-wire PFC 
is 5.82 W. The total high frequency inductor ac copper loss in 3-wire PFC is 120 mW and in 4-wire 
PFC is 135 mW.  
Fig. 7 shows the experimental setup for the 5 kW three-phase PFC using silicon-carbide (SiC) 
switches. The overall efficiency of the converter with two designed inductors for both the cases are 
measured and compared. The three-phase ac power is measured using precision power analyzer 
YOKOGAWA-WT3000 and the dc power is measured using high precision multi-meter (Agilent 
34410A). For dc current measurement the high precision current sense resistor (precision 1 ppm/oc). 
Where in 3-wire PFC using 580 ȝH inductor has higher efficiency than the counterpart 4-wire PFC 
using 1.16 mH inductor. Besides, the experimental results of the inductor current at nominal power are 
also shown in Fig. 7(c) and (d) for both the configurations. The current ripple magnitude has a good 
match with the calculated value at nominal power in both the configurations. 
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Fig. 6: comparison of side-band current harmonic contents of 3-wire and 4-wire PFC 
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Fig. 7: The experimental results (a) the test setup, (b) the efficiency curve, (c) the current waveform of 
the 3-wire PFC, and (d) the current waveform of the 4-wire PFC. 
Conclusion 
This paper has presented a comprehensive study of the inductor design for three-wire and four-wire 
power factor correction converter (PFC). Due to the complexity of the inductor current in both the 
configurations, a general understanding of the differences between three-wire and 4-wire PFC has 
been presented in this paper. The inductor current and voltage for both configurations are analyzed and 
the maximum current ripples equations are derived based on the principle operation of the both 
circuits. The study- which covers the inductor current and voltage behavior- has also provided a basis 
for comparison of designed inductors of two configurations. This study, consequently, leads to 
comparison of the inductor size and the corresponding core losses, and the copper losses. To verify the 
analyses, different experiments have been performed with a 5 kW three-phase PFC setup. The 
experimental results and the analyses give the following conclusions: 1) the current ripple behavior in 
3-wire PFC is more complicated than 4-wire counterpart, 2) in 3-wire PFC the maximum current 
ripple depends on the dc link voltage level and can vary from zero crossing at lower dc voltage levels 
to peak current at higher dc voltage levels (when power factor is one), 3) the maximum current ripple 
in 4-wire PFC always happens at zero crossing- regardless of the dc link voltage level, 4) in one 
switching cycle, 3-wire PFC presents more than one minor B-H loop while in the 4-wire counterpart 
there is only one minor B-H loop in each switching cycle, and 5) the frequency of minor B-H loops in 
3-wire PFC is higher than switching frequency which means the core loss is more dependent on 
switching frequency. 
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Abstract—This paper presents LCL filter design method for 
three-phase two-level power factor correction (PFC) using line 
impedance stabilization network (LISN). A straightforward LCL 
filter design along with variation in grid impedance is not simply 
achievable and inevitably lead to an iterative solution for filter. 
By introducing of fast power switches for PFC applications such 
as silicon-carbide, major current harmonics around the switching 
frequency drops in the region that LISN can actively provide 
well-defined impedance for measuring the harmonics (i.e. 9 kHz-
30MHz). Therefore, LISN can be replaced with unknown grid 
impedance at high frequency, simplify the model of the filter, and 
provide repetitive measurements.  In this paper, all the filter 
parameters are derived with analyzing the behavior of the 
converter at high frequency with presence of LISN impedance. 
The minimum required filter capacitor is derived using the 
current ripple behavior of converter-side inductor. The grid-side 
inductor is achieved as a function of LISN impedance to fulfill 
the grid regulation. To verify the analyses, an LCL filter is 
designed for a 5 kW SiC-based PFC. The simulation and 
experimental results support the validity of the method.  
Keywords—LCL filter; power factor correction; line impedance 
stablization network; 
I.  INTRODUCTION 
These days, three-phase grid-connected PWM voltage 
source converters (VSCs) like two-level or multilevel 
converters are widely used in many applications. Trying to 
improve the power quality and attenuating the current 
harmonics generated by these converters leads to different 
approaches such as filter design and harmonic 
elimination/mitigation methods  [1]-[7]. To attenuate the 
harmonic contents at high frequencies one possible solution is 
relying on the inductor of three-phase boost VSC as a filter. 
Nevertheless, this solution leads to a bulky inductor with high 
power inductor losses. Besides, the large inductance value 
degrades the performance of the controller  [5]. Employing high 
order filters such as LCL, LLCL filters to fulfill the grid 
regulations (e.g. IEEE 519) are highly attractive solution and 
have been studied in many researches [5]-[18].  
In  [5], a step by step method has been proposed for design 
of LCL filter with passive damping. The position of the sensors 
and their impacts on the control system and filter capacitor are 
analyzed in  [6]. In  [7], margins for the filter inductor are 
analytically defined with active damping solution. The final 
method in  [7] is based on the iteration.  
One of the main parameter in the LCL filter design is the 
converter-side inductor which is chosen to limit the current 
ripple produced by the PWM converter. Reference  [8] and  [9] 
have analyzed the maximum current ripple in two-level and 
three-level grid-connected converters, respectively.   
Resonant of LCL filters degrades the performance of the 
converter. Exciting of the resonance in PFC applications may 
happen due to injection of unwanted harmonics from the grid 
and/or the converters harmonics. Therefore, damping of the 
resonance is essential by active or passive methods. For stiff 
grids, the solution of passive damping is more attractive due to 
its simplicity and low cost [11] and different passive damping 
methods have been analyzed in many publications  [9]-[14]. In 
[9], different configurations for passive damping have been 
analyzed. In  [11], the dissipated power in different passive 
damping configurations is investigated.  In  [10], the LCL and 
LLCL filter have been designed and the damping resistor is 
defined based on the performance of the filter at difference 
frequencies. On the other hand,  [10] has used the quality factor 
of the filter as a parameter for finding the damping resistor. In 
 [12], different LCL filter designs with different passive 
damping methods for high and low power applications have 
been investigated. The optimal design of the LCL filter with 
passive damping is investigated in [16]. On the other hand, the 
proposed solution is not offering optimum values for the 
converter side and grid side inductors. Moreover, the final 
algorithm is based on the iterative solution. 
The designed filter is tested under different grid conditions 
which may lead to different results. In state-of-the-art, 
stabilization of the converter at high and low frequencies is 
analyzed by considering the grid impedance  [19]-[21]. 
However, the impact on the filter parameters caused by the 
worst case condition (weak grid) has not been studied.  
Among all aforementioned methods for designing the filter 
parameters, the parameters are mainly chosen using iterations. 
More importantly, the behavior of the current waveform on 
both the grid-side and converter-side are not analyzed. The 
question is that how designing of the filter can be initiated and 
tested without effect of the grid. In other words, how the 
experimental results of a grid-connected converter can be 
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repetitive in spite of the grid impedance variation. Constant 
impedance for a wide range of frequencies is required to design 
and examine the performance of the filter. To prevent the 
dependency of the filter on the grid impedance and optimally 
calculate the filter parameters, the line impedance stabilization 
network (LISN) can be employed in the test setup  [22]. Fig. 1 
shows the complete setup of a grid connected converter with 
LISN. LISN is high impedance towards the high frequency 
harmonics of the grid and low impedance towards the high 
frequency harmonics of the converter.  
This paper presents a method for designing an LCL filter 
for two-level PFCs using LISN. Using the equivalent circuit of 
the converter, the effect of LISN on measurement is studied. 
Filter parameters are, then, calculated by analyzing the 
equivalent circuit. In this paper, a passive damping method also 
is employed for improving the dynamic performance of the 
converter. Finally, a 5 kW three-phase PFC setup is used to 
verify the performance of the designed filter. 
II. EFFECT OF LISN ON HIGH FREQUENCY HARMONICS 
A. Single-phase equivalent circuit 
The single-phase equivalent circuit not only simplifies 
designing the filter, but also helps to investigate the effect of 
LISN on circuit. To do that, the noise source must be defined. 
For an SPWM grid-connected VSC, using double Fourier 
analysis, the amplitude of ac link voltage at multiples of 
switching frequency (carrier frequency) is expressed as follows 
 [23]: 
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where m is the carrier index variable, n is the baseband index 
variable, J is the Bessel function, and x represents the phase 
name as a, b, or c. 
FFT of the inductor current shows the major harmonics 
happen at switching side-band (i.e. m = 1, n = ±2), while AC 
link voltage does not have component at these specific 
harmonics. Another words, ac link voltage does not 
individually contribute in generating the largest current 
harmonic. Instead, vxn(t) which is a function of all three ac link 
voltages (e.g. van (t) = 1/3(2vaN(t)–(vbN(t)–vcN(t))) generates the 
most significant voltage harmonics at switching side-band 
harmonics based on (2) (at m = 1, n= ±2): 
 
Fig. 1. The schematic of the grid-connected VSC with LISN. 
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Ideally without using LISN, having stiff grid leads to a 
simplified equivalent circuit which is shown in Fig. 2. In 
practice, the grid impedance changes and it may affect the 
performance of the filter [20]. 
LISN provides high impedance network for the grid at high 
frequencies (9 kHz-30 MHz) and at the same time provides low 
impedance network for the high frequency harmonics of the 
converter. All the high frequency harmonics of the converter 
flow through the capacitor (CLISN) and the resistor (RLISN) as 
shown in Fig. 1. On the other hand, the high frequency 
harmonics generated by the grid cannot flow through the 
converter due to presence of the inductance (LLISN). The 
fundamental harmonic of the grid, however, sees very low 
impedance on the path to the converter and therefore gives the 
power to the converter. Typically, the impedance in series with 
the grid at fundamental frequency is about 15 m which is 
negligible. Based on (2) and the operation principle of LISN, 
the equivalent circuit of the three-phase PFC can be depicted as 
Fig. 3. 
B. High frequency current harmonics 
As it is clear from the equivalent circuit of the converter, 
the current harmonics flowing in the grid-side inductance (Lg) 
is affected by the LISN resistance. From the circuit theory, the 
effect of this resistor at any frequency can be calculated.  
The current harmonic using equivalent circuit without 
LISN can be achieved as follows: 
 ( ) ( )3
h
h an
g
g f g
V
I s
LL C s L L s
=
+ +
. (3) 
  Similarly, the current harmonic with presence of LISN 
(Ig,LISN) can be calculated in (4) where the LISN impedance is 
added to the circuit. 
 ( ) ( ), 3 2LISN LISN
h
h an
g LISN
g f f g
V
I s
LL C s R C Ls L L s R
=
+ + + +
.(4) 
As it can be seen from (3) and (4), the transfer function 
changes using LISN, clearly. Therefore, the difference between 
the current with and without LISN can be obtained as follows: 
 
Fig. 2. Single phase equivalent circuit of the converter at hth harmonic (h >> 
1). 
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Fig. 3. Single phase equivalent circuit of the converter at hth harmonic with 
LISN (h >> 1). 
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This equation implies that the transfer function of the LCL 
filter employing LISN has changed. Accordingly, for studying 
the stability of the converter at different frequencies, LISN 
should be removed from the test setup. However, (5) shows 
that at a certain frequency the difference between the current 
harmonic is only a constant value added to the measured 
current (e.g. in the case of designing filter, the interesting 
harmonic is fs-2fgrid). In steady state analysis, the constant value 
at this specific frequency can be calculated. 
 ,/
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k I I
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where k is: 
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According to (7), k is always larger than one which implies 
that LISN adds a constant attenuation to the current. On the 
other hand, LISN emulates well-defined and constant 
impedance for high frequency applications which can be 
treated as grid impedance at high frequency.  
III. DESIGNING THE FILTHE PARAMETERS 
In this section, designing filter parameters is presented 
without considering filter damping. After choosing the filter 
parameters, the passive damping method is also employed to 
provide good dynamic performance.  
A. Converter-side inductance (L)  
The converter-side inductor regardless of the filter 
configuration is chosen to limit the current ripple at converter 
side. For calculating the converter-side inductance value, [8] 
has been used in this paper. According to the conclusion from 
[8], the maximum current ripple at peak current is more 
interested with respect to the practical issues such as saturation 
of the core material. Therefore, only the equation related to the 
peak current is used. The minimum required inductance value 
as a function of the maximum current ripple at peak current is 
derived using (8)  [8].  
 ( )[ ]
@ peak current
1
1 0.5
2 index dc indexpeak s
mL M V V Mi f
= − +
Δ
, (8) 
where Mindex is the modulation index and ¨ipeak@peak current is the 
maximum current ripple at peak current. Vdc and Vm are the dc 
link voltage and peak of the grid voltage, respectively. 
B. Filter capacitor (Cf) 
In the literature, normally, the required filter capacitor is 
calculated using the limited reactive power absorbed by the 
filter capacitor. As a result, the maximum filter capacitor size is 
determined as (9) [5]. 
 ,max/ 0.05g b fQ P Z Cω= ≤ ,
2 /b bZ V S= , (9) 
where Q is the maximum absorbed reactive power by the 
capacitor, Zb is the base impedance which is derived using base 
voltage (Vb) and apparent power of the converter (S). 
However, the minimum required filter capacitance also 
needs to be determined to have a valuable margin. To find the 
minimum filter capacitance, voltage ripple across the capacitor 
needs to be calculated. It can be assumed that the whole current 
ripple from the converter-side inductor ideally flows through 
the filter capacitor.  
The required filter capacitor, then, can be calculated by the 
stored charge in the filter capacitor caused by the maximum 
current ripple of the converter-side inductor. The converter-
side inductance current is shown in Fig. 4. The current ripple 
behavior at peak current and zero crossing are also shown in 
Fig. 4(b) and (c). The peak current and zero crossing current 
are the main interest of the analysis since the maximum current 
ripple can happen at either one of them [8]. Therefore, the 
maximum charge is also dependent on one of these two points. 
The charge area (¨Q) is shown as shaded area in Fig. 4(b) and 
(c) needs to be found. The charge at zero crossing and peak 
current are expressed as follows, respectively: 
 zero current 2peakQ i TΔ = Δ , (10) 
 ( )peak current 2 3 / 4peakQ i T TΔ Δ + , (11) 
where ¨ipeak, T2, and T3 are defined in Fig. 4 for zero and peak 
current.  
¨ipeak for peak current can be extracted from (8) and for 
zero current it is equal to [8]: 
 @ zero current
3
24
dc
peak index
s
V
i M
Lf
Δ =  (12) 
As it is shown in Fig. 4, the important time intervals such as 
T2 can be achieved using the relation between the reference and 
carrier waveforms. It should be noticed that the modulation 
index is also taken into account for finding the time interval 
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equation. For calculating the charge in zero current, the time 
interval T2 at zero current is derived as follows [see Fig. 4(b)]: 
 2@ zero current
3
8index s
T M
f
=  (13) 
Similarly, the effective time intervals at peak current (T2 
and T3) are obtained as (14). 
 ( ) ( )2 3 @peak current 11 4index s
T T M
f
+ = +  (14) 
Therefore, from (12), (13) and (8), (14) the charge at zero 
current and peak current are derived, respectively. 
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Acceptable voltage ripple of filter capacitor (¨Vripple) can 
give the requirement for the filter capacitor. 
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Fig. 4. (a) The converter-side inductor current, (b) current at zero crossing, 
and (c) at peak current. 
C. Grid-side inductance (Lg) 
Now, all the filter parameters except Lg are known. The 
purpose of using Lg is to attenuate the current harmonic at grid 
side and fulfill the grid regulations. Moreover, it also protects 
the filter capacitor from unwanted harmonics from the grid 
side. The current harmonic at switching frequency and its side-
band must be lower than a specific value (Igh*) which has been 
dictated by the grid standard (i.e. IEEE-519). Modifying (4) 
and replacing the current (Ig,LISN) with the standard current, the 
required grid-side inductance value is calculated as (18). 
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 (18) 
where Į is defined as follows: 
 21 f hC Lα ω= −  (19) 
IV. DAMPING OF THE FILTER 
Fig. 5 shows the solution preferred out of many options for 
damping the resonance peak of the filter [9], [11]-[14]. This 
solution incorporates an Rd.Cd damping branch parallel to the 
main filter capacitor. At the switching frequency, the 
impedance of filter capacitor is smaller than the total 
impedance presented by the parallel damping branch. As it is 
expected, all high frequency ripple flows through the filter 
capacitor. Rd and Cd are responsible for damping the resonance 
of the filter which is smaller than the switching frequency. 
According to [11], Cd can be chosen equal to Cf. For choosing 
Rd, there should be a tradeoff between the loss in damping 
branch and proper damping [12].  
V. COMPONENT SELECTION 
The specifications of the converter are listed in TABLE I. 
This converter is a two-level three-phase SiC-based VSC. The 
switching frequency is considerably high, because of 
comparatively better performance of SiC against Si at high 
frequencies.  
According to (8), the required inductance value to have 
30% of the nominal current as a maximum current ripple is 580 
ȝH. The current ripple at peak of the current and zero current 
can be calculated using (8) and (13), respectively. Then the 
charges in the filter capacitor for both with 0.93 as modulation 
index are: 
  
Fig. 5. Filter with passive damping. 
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TABLE I. Specification of the converter 
Rated power  5 kW 
Grid voltage (rms) 230 V 
Grid frequency (fg) 50 Hz 
DC link voltage 700 V 
Maximum current rippleconverter side 30% In 
Switching frequency (fs) 50 kHz 
zero current peak current
peak current
6.5
2.5
7.3 1%f g
Q C Q
C F
Q C V
μ
μ
μ
Δ = Δ
→ = =
Δ =
­®¯  (20) 
Using (9), the maximum filter capacitor for limiting the 
reactive power is 5 ȝF. This value shows that the calculated 
capacitance using the stored charge in the capacitor is below 
the limit.  
The inductance values should be 100 ȝH based on (18). 
Note that for calculating the inductance value, Vanh is 33% of 
fundamental value. Ig*h is according to the standard should be 
lower than 0.3% of the nominal input current. However, to 
calculate the required inductance value, the limit should be 
further decreased due to the effect of LISN. So, the limit for the 
current harmonic is calculated to 0.14% of nominal current. 
The resonant frequency of the filter is 10 kHz without 
employing Rd.Cd parallel branch. To damp the resonant of the 
filter, the required damping resistor is calculated 10  and Cd 
as it was mentioned is equal to filter capacitor which is 2.5 ȝF. 
Therefore, in this case the resonant frequency is replaced at 7.7 
kHz.  
VI. SIMULATION AND EXPERIMENTAL RESULTS 
To demonstrate the filter design, its performance has been 
simulated in MATLAB/Simulink environment. The results 
have been shown for the 5kW PFC in Fig. 6. Fig. 6(a) shows 
the converter-side current with the maximum inductor current 
of 3 A. The performance of the filter is examined using FFT of 
the current. The current harmonic at mf  -2 is about 0.22% of the 
nominal current which shows complying of the filter with grid 
standard. 
The frequency response of the filter has been studied as 
shown in Fig. 6(d). The frequency responses of the filter 
without damping, with Rd.Cd damping are shown. The 
frequency response of one of the most common damping 
methods is also shown in this figure to compare the 
performance of damping used in this paper and damping when 
Rd is employed in series with Cf. The slope of the attenuation in 
Rd.Cd method has not been changed while in Rd method the 
slope has decreased 20 dB/dec.  
Fig. 7(a) shows the experimental setup for verifying the 
designed filter. The current at full load condition is also shown 
in Fig. 7(b) with FFT of the converter and grid side currents. 
The major harmonics is around the switching frequency. The 
attenuation that the filter has provided is 40 dB around the 
switching frequency. The power loss in the damping branch is 
calculated using the method mentioned in [11]. The rms current 
flowing through the damping branch is 0.18 A. The power loss 
using the current harmonics of damping branch is about 0.4 W 
(each phase). If instead of using damping branch, the damping 
resistor is put in series with the filter capacitor, the attenuation 
after the resonant frequency decreases and the power losses 
also increases. In this case the power loss in the damping 
resistor is about 4 W (each phase). Therefore, this method of 
damping which is used in this paper is effective and the 
damping losses are very small. 
If the attenuation of the switching side-band harmonics is 
calculated using (2), they are in match with the experimental 
results. TABLE II demonstrates the comparison of analyses 
and experimental.  
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Fig. 6. (a) The converter-side current, (b) the grid-side current, (c) FFT of the 
current (mf = fs/fg), and (d) frequency response of the filter with and without 
damping. 
TABLE II. Comparison of measured and calculated harmonic at fs-2fg with 
and without filter. 
Calculated (dB) Measured (dB) 
Without filter -8.5 -8 
With filter -54 -48 
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(a) 
Converter-side current
Grid-side current
FFT of grid-side current
FFT of converter-side current
Current: 5 A/div
FFT: 20 dB/div
Frequency: 16 kHz
Time: 5 ms/div
50 kHz 100 kHz 150 kHz
(b) 
Fig. 7. Experimental results (a) the experiment setup, (b) the measured current 
at converter and grid side with FFT. 
VII. CONCLUSION 
This paper has presented LCL filter design method for 
three-phase two-level power factor correction (PFC) using line 
impedance stabilization network (LISN). Interacting of filter 
performance with the grid impedance (which is not constant) 
inevitably leads to an iterative solution. However, by 
introducing fast power switches for PFC applications such as 
silicon-carbide (SiC), major current harmonics around the 
switching frequency drops in the region that LISN can provide 
well-defined impedance for measuring the harmonics (i.e. 9 
kHz-30MHz). Therefore, the filter design gets independent 
from the grid impedance and the repetitive measurements are 
achievable. In this paper, the simplified single-phase 
equivalent circuit of three-phase PFC with LISN model is 
provided. The converter-side inductor has been calculated to 
limit the current ripple. Using the current ripple analyses for 
the converter-side inductor, the minimum required filter 
capacitor has been obtained. The provided high frequency 
impedance by LISN, simplifies the last step of the filter 
design. The grid-side inductance value as a function of the 
LISN resistor, converter-side inductor, and filter capacitor is 
derived to fulfil the grid regulations. To verify the validity of 
the derived equations for the filter, a filter has been designed 
for a 5 kW SiC-based three-phase PFC with switching 
frequency of 50 kHz. Simulation and experimental results 
show a good agreement with the analyses. The designed filter 
is able to fulfil the grid regulation.  
Although, the presented method is capable of designing 
filter without any iteration, the stability of the converter 
cannot be examined with help of LISN. On the other hand, the 
stability analyses should be done by removing LISN from the 
setup. In spite of having well-defined high frequency 
impedance, the method is not applicable for low frequency 
switching converter (below 9 kHz). 
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Abstract 
This paper presents a straightforward LCL filter design method for three-phase power factor correction 
rectifiers (PFCs). The imposed converter current ripple decides the minimum required converter-side 
inductance. For third order LCL filter, the grid current ripple can also be studied to find an optimum 
value for the grid filter inductor to fulfill the grid requirements. Therefore, by limiting the maximum 
grid current ripple, desired current harmonic attenuation can be achieved. In this paper, a simple 
damping resistor is connected in series with the filter capacitor. Accordingly, the grid-side filter 
inductance is calculated as a function of damping resistor and converter current. The rating of the filter 
capacitor by analyzing the current ripple flowing through the capacitor is achieved and a margin for 
this capacitor is presented. On the other hand, all the filter parameters are achieved non-iteratively to 
have acceptable harmonic attenuation. Furthermore, the stability of the converter is studied for 
different grid conditions. Finally, an LCL filter for a 5 kW silicon-carbide based PFC is designed and 
validity of the presented method is studied.  
Introduction 
Passive filters such as single L filter, LCL filter or higher order filters are widely used in power factor 
correction rectifiers (PFCs) to reduce high frequency current harmonics. There are several issues with 
filter design which have been covered in many research such as choosing filter parameters, passive or 
active damping of the filter resonant, and stability analysis of the converter with respect to different 
grid impedances [1]-[17].  
In the literature, the converter-side inductor is designed to limit he current ripple to a certain and 
predefined value [1]. The converter-side current ripple has been analyzed to find the converter-side 
inductor value [9],[18]. For the grid-side filter inductor, similar method can be used to identify the 
optimum value for the inductor. According to the employed damping method, grid current ripple 
changes and therefore filter inductance may vary. The filter capacitor and grid-side filter inductor are 
chosen to attenuate the switching side-band harmonics according to the grid standards. In [1], a step by 
step design criteria for LCL filter with passive damping is proposed. Nevertheless, a specific method 
for choosing the filter parameter is not mentioned. For filter inductors, [3] has obtained maximum and 
minimum margin in which filter can fulfill the requirements of the grid. Accordingly, the filter 
parameters are achieved by an iterative algorithm. To optimize LCL filter, [4] has demonstrated an 
analytical method for all filter parameters. The rating of the filter capacitor has also been obtained 
according to the maximum current ripple flowing through this capacitor.  
Passive damping is an effective method when the grid impedance is vastly changing, especially for a 
weak grid. To reduce the power loss in passive damping methods, different configurations have been 
investigated [5],[6], and [9]. Dissipated power for various damping methods is calculated and 
compared in [5]. The simplest passive damping method is adding a resistor in series with filter 
capacitor. This method is effective for damping of the resonant, but it decreases the filter attenuation 
after resonant frequency and introduces loss. The easiest solution to reduce the power loss and 
improve the filter attenuation in this case is to introduce filter capacitor in parallel with the damping 
branch of a resistor and a capacitor. This configuration, however, is optimized by dividing the filter 
capacitor into two and adding one resistor to the one of the capacitors [5]-[7]. In [6], a margin for 
damping resistor has been obtained to satisfy both low dissipation and good damping. In despite of 
having good attenuation by the designed filter for side-band switching harmonics, the controller must 
work for different grid condition. Therefore, the stability analysis is essential for both designing the 
controller parameters and also the effectiveness of the filter. Stability is studied with different methods 
such as 1) impedance-base [6]-[8],[11],[13] and 2) passivity-based  for active and passive damping 
[11]-[13],[17]. 
This paper presents a straightforward design method for LCL filters for grid-connected power factor 
correction rectifiers. The grid-side filter inductor current when a simple passive damping resistor is in 
series with filter capacitor is studied in this paper. The converter current ripple is used to determine the 
current ripple in grid-side filter inductor. Therefore, the same analysis at the converter-side inductor is 
used for grid-side filter inductance. Using impedance-based stability analyses, the operation of the 
converter with the designed filter is investigated. To validate the effectiveness of the designed filter, 
an experimental 5 kW silicon-carbide based three-phase PFC is built and the results show good match 
between theoretical analysis and experiments. 
System description 
In Fig. 1, the schematic of a two-level three-phase grid connected PWM rectifier is shown. The 
conventional synchronously rotation reference frame control is used (i.e. dq control) to provide 
sinusoidal input current and controllable power factor. For the current controller loop, PI controller is 
tuned and implemented. A third order LCL filter consists of converter-side inductance (L), grid-side 
inductance (Lf), and filter capacitor and resistor (Cd, and Rd) is also illustrated. The grid and converter 
current are denoted as ig and i, respectively. The voltage across the filter damping branch is vC and the 
current is iC. 
The position of the current and voltage sensors in grid-connected voltage source converters can affect 
the power factor and also LCL filter parameters. Normally, the voltage sensor must be positioned in 
grid side, since the converter needs to be synchronized with the grid voltage [6]. Current sensors can 
be positioned either in grid side or converter side [6]. The sensor positions have been shown in Fig. 1 
(voltage sensor at point of common coupling-PCC- and current sensor at converter-side). In this case, 
depending on the filter capacitance value, the current ig and voltage at PCC are out of phase. The 
equivalent impedance from PCC point of view is capacitive. Current protection, however, is provided 
for the converter. This phase difference can be compensated by the control system. To limit the phase 
angle between voltage at PCC and grid current, the maximum absorbed reactive power is limited to 
less than 5% of converter apparent power [1]. 
Filter design 
In this paper, sinusoidal PWM (SPWM) is thoroughly analyzed for general third order filter design.  
In Fig. 2, the filter parameters are shown with impedance including grid impedance ZLg. The single 
phase equivalent circuit is the general form of filter in which different types of filter configuration can 
be configured. According to this circuit, filter voltage at high frequency is dependent on the converter 
voltage van. Switching side-band harmonics of converter voltage at fs ± 2fg are the largest voltage 
harmonics. Volt per Hertz of (fs-2fg)th harmonic is more significant than the volt/hertz of (fs+2fg)th 
harmonic. Therefore, (fs-2fg)th harmonic is studied for the analyses and designing LCL parameters [3]. 
 
Fig. 1: The schematic of three-phase grid-connected rectifier. 
Z C
f
 
Fig. 2: Generic equivalent single phase circuit of the filter (line diagram). 
The stability of the converter needs to be studied by including the grid impedance, especially when it 
is connected to a weak grid. However, this effect is neglected for calculating filter parameters. 
Converter-side inductor 
Converter-side inductance is chosen to limit the maximum current ripple. For SPWM, maximum 
current ripple depending on the dc link voltage level can happen either at peak current or zero current 
(note power factor is assumed to be 1)[18]. This work has used the presented method in [18] to 
calculate the required converter-side inductance. The converter-side inductance is obtained by (1) or 
(2) depending on the dc link voltage level (ǻi is the maximum current ripple, Vm is the amplitude of 
grid voltage, ma is modulation index, Vdc is dc link voltage). 
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Equation (1) and (2) are derived for linear region in SPWM and overmodulation is not considered in 
these equations.  
Filter capacitor 
With the sensor positions shown in Fig. 1, unity power factor cannot be achieved. To minimize the 
phase difference between voltage and current, absorbed reactive power by filter capacitor is limited to 
5% of nominal power [1].  
,max 0.05g b dZ Cω = ,
2
b bZ V S=  (3) 
where Ȧg is the grid angular frequency and Zb is the base impedance. The lower limit is defined by the 
high frequency current ripple which flows through the filter capacitor (low impedance path for high 
frequency current). By choosing the converter-side inductance, the minimum required filter capacitor 
can be obtained by (4).  
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In (4), L is replaced by (2), then (4) becomes as follows: 
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Normally, current ripple is considered between 10-25% of nominal current and voltage ripple can be 
considered lower than 5% of the nominal ac voltage [4],[9]. Replacing these values (k1 for current 
ripple and k2 for voltage ripple, respectively) in (5) normalized with respect to Cd,max then: 
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From (6) it can be concluded that minimum required inductance is a function of switching frequency 
and modulation index. Fig. 3(a) shows the variation of minimum filter capacitor normalized with 
respect to Cd,max. It is shown that the effect of frequency higher than 30 kHz gets more visible on 
normalized Cd,min.  
Damping resistor  
From Fig. 2, the admittance from the converter side point of view is obtained as follows:  
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i s
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v s ZZ Z Z
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++
 (7) 
As it is also shown in Fig. 1, the damping method used in this paper is a simple resistive damping. 
Therefore, the admittance can be written more specifically as a function of the filter parameters (note 
that the resistive elements of inductors are neglected).  
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According to (8), higher resistor provides higher damping and increases the loss. The characteristic 
equation of the filter admittance can be written in the general form as follows: 
( ) 2 22 n ns s sξω ωΔ = + +   (9) 
where ( ) ( )2 /n f g f g fL L L L L L Cω = + + + and ( ) ( )/ 2n d f g f gR L L L L L Lξω = + + + . 
The root-locus breakaway point of the transfer function when Rd is assumed to be a gain can give the 
maximum damping resistance [see Fig. 3(b)]. For higher damping resistance, the characteristic 
equation of the admittance will be overdamped which means high power dissipation in damping 
branch. As the damping ratio (ȟ) approaches zero, the resonant frequency approaches undamped 
natural frequency (Ȧn). For ȟ > 0.707, there is no resonant peak. Therefore, a margin for damping 
resistor can be defined when 0.707  ȟ < 1 (gray line in Fig. 3(b)). The higher limit of damping 
resistance can be found by calculating the breakaway point of root-locus. The lower limit is found 
when ȟ = 0.707. 
Grid-side inductor 
The capacitor ideally draws all the high frequency current harmonics generated by switching of the 
converter. If the damping resistor is correctly chosen, the impedance of the damping branch is still 
smaller than the impedance of the grid-side filter inductance at switching side-band harmonics. By 
adding the damping resistor, the grid-side filter inductor voltage is influenced by the current ripple 
flowing through the filter capacitor. 
 (a) (b) 
Fig. 3: (a) variation of the minimum filter capacitor with frequency and modulation index, (b) root-
locus of the filter admittance. 
Fig. 4(a) shows the common coupling, damping branch, and grid-side filter inductor voltages along 
with the grid current. The grid-side filter inductor voltage is proportional to the converter-side inductor 
current ripple as shown in Fig. 4(b). Therefore, the maximum grid-side filter inductor current ripple 
can be found by (10). 
f dL
v R i∝ Δ  (10) 
According to Fig. 4(b), ǻt is approximately equal to T2+T3 = (1+ma)Ts/4. The corresponding line 
equation for line “a” and “b” in Fig. 4(b) can be found as follow: 
( ) ( )( )( )( ) 1 12 / 3dline a a m dc a mRv t m V V t T m V TL= − − +  (11) 
( ) ( ) ( )( )( ) 2 1 2 12 / 3dline b a m a m dc a mRv t m V t T T m V V T m V TL= − − + − +  (12) 
Using integral of the inductor voltage and some simplifications, the minimum required grid-side filter 
inductance is obtained as follows: 
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i
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Δ
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where ǻig* is the maximum allowable current ripple at grid side with respect to the grid regulations. 
Using (13) and root-locus analyses, the values for Lf and Rd can be calculated. Therefore, with two 
equations and two unknowns, these two values can be easily found.  
(a) (b) 
Fig. 4: The grid-side inductor (a) current and voltage and (b) magnified maximum inductance voltage 
and current in one switching cycle. 
Simulation and experimental results 
A. Converter specifications 
To verify the proposed filter design method, a 5 kW silicon-carbide (SiC) based three-phase voltage 
source converter has been built. The specifications of the converter are listed in Table 1. According to 
the dc link voltage, (1) gives the converter-side inductance value by assuming 30% of nominal current 
as a current ripple. The minimum filter capacitance having 5% of nominal ac voltage as voltage ripple 
is 0.45 ȝF (using (4)). The maximum filter capacitance using (3) is 5 ȝF. Therefore, the maximum 
filter capacitor is used to help reducing the grid-side filter inductance size.  
As it was mentioned earlier, damping resistor and grid-side filter inductance are dependent to each 
other. Therefore, both damping resistor margin (by root-locus analysis) and (13) have been used to 
calculate Rd and Lf. Using (13) and setting the grid current ripple (ǻig*) to 0.2 A, the grid-side filter 
inductance obtains (see Table 1). The margin for damping resistor becomes between 9-12.8 ȍ. The 
lower value is chosen to have lower loss. The dissipated power loss in the damping resistor is 
calculated about 4 W by analyzing the FFT of the damping branch current [14].  
B. Stability of the converter 
Stability of the controller with the designed filter parameters including the grid impedance must be 
studied. The current controller structure including the plant when the converter current is measured 
can be depicted as block diagram shown in Fig. 5(a). Gc(s) is the controller transfer function in series 
with a delay. The plant shows that the grid impedance changes the plant admittance. The close loop 
transfer function can be written as follows: 
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G s
G s G s G s G s Y s
G s
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where Y(s) = I(s)/Vconv.(s) is the filter admittance including grid impedance. Fig. 5(b) shows the place 
of zeroes and poles when the grid inductance varies from 0 to 20% of the base impedance. By 
increasing the grid inductance, the zeroes gradually go towards the imaginary line of s-plane. 
Increasing the gain of the controller causes the complex conjugate poles get closer to zeroes which 
leads to instability of the converter. The bode diagram of the open loop transfer function using the 
designed filter parameters and controller is also shown in Fig. 5(c). In a stiff grid (i.e. low grid 
impedance), the system is overdamped and the stability of the converter is guaranteed. As soon as the 
grid impedance increases, the bandwidth and damping of the system decreases. Therefore, the 
controller needs to be designed for highest grid impedance to guarantee the stability of the converter.  
C. Results 
Fig. 6 shows the simulation results which are carried out in MATLAB/Simulink environment for the 
converter with specifications shown in Table 1. Fig. 6(a) and (b) demonstrate the converter and grid 
currents, respectively. The converter current ripple which was limited to 3 A by having 580 ȝH 
inductance is shown in Fig. 6(a). Similarly, the maximum grid current ripple with 320 ȝH grid-side - 
Table 1: Specifications of the converter 
Variable Description Value Variable Description Value 
Pnom Nominal power 5 kW fsw Switching frequency 50 kHz 
Vac Phase source voltage 230 V L Converter-side inductor 580 ȝH  
Vdc DC link voltage 700 V Lf Grid-side filter inductor 320 ȝH 
fg Grid frequency 50 Hz Cd Filter capacitor 5 ȝH 
Lg Grid impedance 20%×Zb1 Rd Damping resistor 9 ȍ  
Kp 
Proportional gain of the 
current controller 3.4 ti 
Time integral of the current 
controller 4.9msec 
Gd(s) Delay of the controller e-1.5Tss Ts Sampling time 1/25 kHz 
1The maximum grid impedance has been calculated by maximum short circuit current at PCC using IEEE-519 standard. 
(a) (b) 
 
(c) 
Fig. 5: (a) current controller block diagram, (b) bode diagram of the system with different grid 
impedance, and (c) the zero-pole of the open loop transfer function when grid impedance varies. 
filter inductance is obtained according to the specified limit of 0.2 A. Harmonic analysis of the current 
before and after the filter demonstrates sufficient attenuation at especially switching side-band 
harmonics [see Fig. 6(c)]. According to IEEE-519, the current attenuation must be 0.3% of the 
nominal current for 35th order harmonics and higher.  
To make sure that the converter is stable, a load step from full load to 30% of full load at t = 0.07 sec 
has been applied and the grid currents and dc link voltage are shown in Fig. 6(d). This simulation has 
been demonstrated for the 10% of base impedance as grid impedance. 
The experiments are also carried out for this converter at full-load condition to monitor the 
performance of the designed filter. For the converter-side inductor, MPP core material has been used 
to reduce the dependency of the inductor to dc biasing or to reduce the high frequency core loss in the 
converter-side. The results are taken with high band-width current probes to ensure that high 
frequency harmonics are not affected by the current probe. 
Fig. 7 shows the experimental results. As it can be seen in Fig. 7(a), the current ripple both on 
converter-side and grid-side are having the same current ripple as it is set in the design (i.e. 3 A for the 
converter current ripple and 0.2 A for the grid current ripple). On the zoom-in grid current ripple (pink 
line), there are high frequency oscillations which are mainly due to the converter layout. Fig. 7(b) and 
(c) show the FFT of the converter and grid current separately. As it can be seen, the requirements 
which are set by IEEE-519 standard are fulfilled at grid side.  
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Fig. 6: (a) converter current, (b) grid current, (c) current harmonic contents, and (d) load step response. 
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Fig. 7: The experimental results (a) the current behavior of the filter capacitor and converter side 
inductor, (b) converter current and its harmonics, and (c) grid current and its harmonics (Current: 5 
A/div, FFT: 20 dB/div, Frequency: 16 kHz/div, Time: 5 ms/div). 
Conclusion 
This paper has presented an analytical approach for LCL filter design of three-phase power factor 
correction rectifiers (PFCs). LCL filter is designed with the passive damping method which is 
connecting damping resistor in series with the filter capacitor. The converter-side inductor is designed 
to limit the current ripple. For the filter capacitor, minimum filter capacitor is determined according to 
the maximum current ripple which flows through the capacitor. It is concluded that this minimum 
filter capacitor proportionally depends on the modulation index and inverse proportionally depends on 
switching frequency. Therefore, the worst case condition for the filter capacitor is when the 
modulation index is 1 in PWM linear region (described for SPWM).  Damping resistor affects the 
grid-side filter inductance from the waveform point of view. On the other hand, it is shown that the 
grid-side filter inductance is a function of the damping resistor and the current ripple at converter-side. 
This relationship has been described in this paper to optimally calculate the grid-side filter inductance. 
The impedance-based stability analysis has also been presented in this paper for various grid 
conditions. For verifying the effectivity of the method and strength of the designed filter on 
attenuating the side-band switching harmonics, an LCL filter has been designed for a 5 kW silicon-
carbide based three-phase PFC prototype. The required attenuation has been achieved in both 
simulation and experimental results. Moreover, there is a good match between the derived equations 
and experimental results. 
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Abstract—This paper presents controller design procedure 
for a fully silicon-carbide (SiC) based three-phase grid-connected 
PWM drive. The influence of the feedforward compensation for 
the presented setup is studied and the transfer function of the 
system with feedforward is derived and compared with the 
normal condition. The presented analytical model helps to 
calculate the parameters of the close-loop system with the 
feedforward compensation. According to this model, the stability 
analysis can be carried out more accurately and a valid 
comparison can be provided between the system without and 
with this compensation. The controller is designed for a 5 kW 
SiC based three-phase rectifier (switching frequency 50 kHz) 
connected to a 7.5kW SiC based inverter (switching frequency 32 
kHz). Experimental results are also carried out to validate the 
operation of the controller under different operating conditions. 
A failure test is also conducted to highlight the drawbacks of 
feedforward with high forward gain. 
Keywords—current control; grid-connected converter; power 
factor correction; drive system. 
I.  INTRODUCTION 
For three-phase grid-connected voltage source converters 
(VSCs), increasing the switching frequency leads to smaller 
line filter. High order filters are required for attenuating the 
current harmonics at switching frequency and its multiples to 
fulfill the grid regulations (e.g. IEEE 519). Designing an 
optimum filter which can successfully attenuate the current 
harmonics at side-band switching frequency has been 
investigated in many researches [1]-[7]. Including the filter in 
the system along with the grid impedance rises the stability 
issues and therefore studying the stability of the converter 
becomes necessary [6]-[14], especially when the converter is 
connected to a weak grid in which the grid impedance is high 
[12]. On the other hand, if the grid impedance changes the 
stability of the converter must be guaranteed in all different 
conditions of the grid.  
To have zero steady state error for the grid connected 
converters different current controllers are studied such as PI 
control in rotational reference frame [4]-[8] and proportional 
resonant control (PR) in stationary reference frame [9]-[13]. 
The reference of the current controller is normally provided by 
the outer dc link voltage loop which is responsible to keep the 
dc link voltage constant. The bandwidth of the voltage 
controller is smaller than the current controller (i.e. 5-10 times 
smaller)[16] and the bandwidth of the current controller is 
around 1/20 of the sampling time. The current controller in 
interaction with the grid impedance and the filter parameters 
has to provide stable system and also zero steady state error. 
For improving the transient response of the controller, the grid 
voltage at the point of common coupling (PCC) can be added 
as a feedforward to the current controller [14],[15] which 
provides feedforward compensation. Feedforward 
compensation can lead to instability of the converter, if the 
introduced delay by the voltage measurement (filter of the 
voltage sensor) is not taken into the control loop [14]. Besides, 
the sensitivity of the controller to the voltage at PCC is the 
drawback of this method. The reason is that high frequency 
noise injected in the voltage at PCC will be transferred to the 
current control loop which may cause instability. Low pass 
filter (LPF) added to the grid voltage measurements can 
reduce this sensitivity on the expense of phase delay [15]. In 
[15], the process of current control design with voltage 
feedforward and without it has been investigated and the 
control parameters in both cases are derived. However, the 
changes that feedforward compensation adds to the closed 
loop transfer function of the system have not been studied. 
The effect of this compensation on damping of resonant 
frequency in spite of changing the grid impedance, increasing 
the bandwidth of the controller, and reducing the peak of the 
resonant in frequency response will be investigated in this 
paper by introducing a mathematical model.  
In this paper, controller design for a back to back fully SiC 
based three-phase converter in motor applications is presented. 
The effect of feedforward compensation on the transfer 
function of the closed loop system is derived. The controller for 
system without and with compensation is compared and finally 
the drawback of using voltage at grid side in the controller is 
shown by means of a failure example. Experimental results are 
shown for a 5 kW rectifier connected to a 7.5 kW for driving a 
permanent magnet motor. 
II. SYSTEM DESCRIPTION 
The schematic of the setup is shown in Fig. 1. The system 
consists of two three-phase silicon-carbide based voltage 
source converters which are connected for motor applications. 
The PFC is connected via an LCL filter to the grid with passive 
damping. The LCL filter contains converter-side inductor (Lc), 
grid-side inductor (Lg), filter capacitor (Cf), and damping 
branch which includes capacitor Cd in series with damping 
resistor Rd. For designing the filter parameters, the presented 
method in [1] has been used and the parameters are listed in 
TABLE 1.  
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Fig. 1. Schematic of the setup including PFC rectifier and inverter for motor drive application 
To make sure that the drive works properly, the dc link 
voltage must be kept constant and to do that rotational 
reference frame control has been employed for PFC rectifier. 
To simplify the schematic, only the current control loop has 
been shown for dq reference frame and the voltage control 
loop which generates the reference current in d axes is not 
shown in Fig. 1. To design the parameters of the dc link voltage 
control loop, the presented method in [14] is used. 
III. STABILITY 
To study the stability of the converter, the impedance based 
analysis is considered and Fig. 1 is simplified to the equivalent 
circuit shown in Fig. 2. The PI current controller generates the 
voltage reference [see Fig. 1]. The filter parameters are shown 
as impedances in Fig. 2 to express the general overview of the 
filter including the grid impedance as well. The converter 
current is controlled with Gc(s) which is a PI controller in dq 
reference frame (rotational reference frame) along with a delay 
from computation and PWM as Gd(s) which is normally 
considered to be 1.5 times of the sampling time (Ts) [1].   
 ( ) 11c p
i
G s K st
§ ·
= +¨ ¸© ¹ , (1) 
 ( ) 1.5 sT sdG s e−= , (2) 
where Kp, and Ki are the controller parameters, and Ts is the 
sampling time. 
The block diagram of the closed-loop system with PI 
controller is shown in Fig. 3(a). This figure shows the block 
diagram without feeding the voltage at the point of common 
coupling (vPCC) to the output of the controller. The open loop 
transfer function of the system shown in Fig. 3(a) is then can be 
written as follows: 
 ( ) ( ) ( )woff ( )ol c d eqG s G s G s Y s− = , (3) 
where Yeq(s) is the admittance of the LCL filter along with the 
grid impedance seen from the converter side and is equal to (4) 
according to Fig. 2. It should be noted that Gol-woff stands for 
the open loop transfer function of the system without 
feedforward compensation.  
  
( )
( )( )eq an
i s
Y s
v s
= . (4) 
In grid connected PWM converters, the reference voltage 
which is generated by the controller and the PCC voltage are 
both sinusoidal and the amplitude of them are very close to 
each other depending on the modulation index. On the other 
hand, the controller can be helped by adding the PCC voltage. 
In this case, controller only compensates for small difference 
between the desired reference voltage and the PCC voltage. 
Therefore, by means of adding PCC voltage, the controller is 
provided with feedforward compensation. As a result, 
feedforward compensation improves the stability of the closed-
TABLE 1. Specifications of the PFC rectifier 
Variable Description Value 
Pnom Nominal power 5 kW 
Vac Phase source voltage 230 V 
Vdc DC link voltage 700 V 
fg Grid frequency 50 Hz 
Lgrid Grid impedance 20%×Zb1
fsw Switching frequency 50 kHz 
Lc Converter-side inductor 1 mH 
Lg Grid-side filter inductor 100 ȝH 
Cd and Cf Filter capacitor 2.5 ȝH 
sRd Damping resistor 11 ȍ 
1The grid impedance has been calculated according to IEEE-519 standard. 
 
Fig. 2. Generic equivalent circuit of the filter including the grid 
impedance. 
loop system and improves the time response of the controller.  
To demonstrate the effect of the feedforward compensation 
on the stability parameters, the block diagram of the system 
with feedforward is required to be modeled. To add the PCC 
voltage as a feedforward, the transfer function from vPCC to the 
PFC rectifier voltage (van) needs to be calculated and fed to the 
controller as shown in Fig. 3(b). G(s) is expressed as follows: 
 ( ) ( ) ( )cc eqG s g Z s Y s= , (5) 
where Z(s) is expressed as: 
 ( ) ( )( )
PCC C
Lgrid
C Lf Lgrid
v s Z
Z s Z
i s Z Z Z
= =
+ +
. (6) 
It should be noted that gcc is the feedforward gain which is 
added to the loop to attenuate the full effect of voltage at PCC. 
According to the block diagram, the open loop transfer 
function will be presented as (7)(3). 
 ( ) ( ) ( )( ) ( )
( )
( ) ( )
woff( )
1 1
c eq d ol
ol
cc d cc d
G s Y s G s G s
G s
g G s G s g G s G s
−
= =
− −
 (7) 
To extend (7) in order to have more information, all the 
terms in this equation are replaced with their corresponding 
equations (i.e. (3), (4), and (6)). As a result, the open loop 
transfer function of the system with feedforward compensation 
will be: 
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In (8), gccZLgridZC is subtracted from the other terms. This 
means that the effect of grid impedance on the characteristic 
equation of the open loop transfer function is virtually 
reduced. Nevertheless, its effect still exists in both zeros and 
poles of the open loop system. One important conclusion is 
that regardless of the controller type, the effect of feedforward 
on the system is persistent. Accordingly, it means that the 
resonant frequency in this case is smaller than the resonant 
frequency of the system without feedforward compensation as 
it is shown in the following inequality. 
 ( ) ( )
res-woFF res-wFF
(1 )f grid c f cc grid c
f grid c f f grid c f
f f
L L L L g L L
L L L C L L L C
+ + + − +
≥
+ +	
 	

 (9) 
If the characteristic equations of the system with and 
without feedforward compensation are analyzed, the peak of 
the resonant for both cases can be achieved and compared. For 
simplicity of analysis, the filter configuration is considered to 
be LCL with series damping resistor with filter capacitor. In 
this case, the order of the system reduces to 3 and analyses 
become simpler. The results can be then extended to the 4th 
order system. 
The peak of the resonant for both systems has been written 
in the following equations. The peak of resonant has been 
noted with Mr. For system without feedforward the peak is 
indicated as woFF and with feedforward is shown as wFF. As 
it can be seen, Mr by using feedforward compensation is 
reduced. In addition, the reduction in the bandwidth of the 
system by increasing the grid impedance is less compared to 
the system without feedforward compensation.  
 
( )
( ) ( )( ) ( ),woFF
2
4
g grid c
r
c g grid g c f f g c
L L L
M
L L L L L C C L L
+
=
+ − + +
(10) 
 
( )
,wFF
2 g grid c
r
L L L
M λ
+
=  (11) 
where Ȝ is as follows: 
( ) ( )( ) ( )4 c g grid g grid c f f g grid cL L L L L L C C L L L+ − + + + + (12) 
Fig. 4(a) and (b) shows the frequency response of the open 
loop without and with feedforward compensation. The peak of 
the resonant as discussed is reduced when using feedforward 
compensation. In Fig. 4(d), gain gcc is set to 0.8 even though 
adding the entire vpcc can help to improve the stability as 
shown in Fig. 4(c). The reason is that any disturbance at PCC 
will be transferred to the controller and cause instability. 
Therefore, by reducing the gain by 20-30%, the instability can 
be avoided.  
IV. EXPERIMENTAL RESULTS 
The experiments are carried out with a 5 kW three-phase 
SiC based rectifier (with the specification listed in TABLE 1) 
connected to a 7.5 kW drive from Danfoss (Danfoss FC302 
7.5kW modified drive). For the drive, the switches are all with 
SiC and the switching frequency is 32 kHz. The switching 
frequency of the PFC is 50 kHz as described in TABLE 1. 
(a) 
(b) 
Fig. 3. The block diagram of the PFC current control: (a) without 
feedforward, (b) with feedforward. 
For controlling the PFC rectifier dSPACE has been used 
and for the inverter, the default control card of the drive with 
modified software is used. The data are saved in dSPACE and 
plotted as a figure which will be discussed. 
A ramp-up/ramp-down speed test has been carried out to 
observe the stability of the PFC. The test that has been carried 
out is explained shortly. The motor speed has been ramped up 
from 0 to 3200 rpm and then after a steady state of 0.45 sec 
the motor speed has been ramped down. The experimental 
results have been shown in Fig. 5. The grid in which the 
converter has been connected is a stiff grid with the 
inductance of about 50 ȝH. Therefore, the stability of the 
converter is guaranteed. 
During this interval, the speed is kept constant [see Fig. 
5(a)]. Fig. 5(b) shows the current of phase ‘a’ at motor side 
and also the q-axis current. The dc link is tried to be kept 
constant and during the transient there is an overshoot for the 
dc link voltage which is not more than 1.8%. It should be 
noted that to utilize the dc link better and also reduce the 
switching loss in the PFC and also drive, the converter works 
at overmodulation and the output of the dc link for PFC using 
SVM is 2¥2vac/mmax V (the maximum modulation index mmax 
is set to 2/¥3) [see TABLE 1].  
The grid current is shown in Fig. 5(d). During the speed 
ramp up, the current is also increasing while the dc link 
voltage has been kept constant. After reaching to the steady 
state speed, the current also becomes constant and during the 
ramp down, the current becomes regenerative and is fed back 
to the grid.  
(a) 
(b) 
(c) 
(d) 
Fig. 5. The experimental results of connecting PFC rectifier to the inverter for 
drive application; (a) motor speed, (b) current of phase a at the inverter-side, 
(c) dc link voltage, and (d) the grid current. 
(a) 
(b) 
(c) 
Fig. 4. The bode diagram of the open loop system (a) without and (b) 
with feed forward (gcc = 0.8), and (c) the impact of gain gcc on frequency 
response. 
(a) 
(b) 
Fig. 6. Example of failure because of the feedforward compensation 
for gcc = 1; (a) dq axis grid voltage, and (b) the grid current. 
On the other hand, the bidirectional power flow has been 
provided. During the speed ramp up the converter works as a 
rectifier and during the speed ramp down the converter works 
as an inverter. Moreover, the target to provide unity power 
factor has been reached along the tests. 
As discussed earlier, noise injected in grid voltage can 
easily be fed into the controller by the feedforward path which 
is provided in the controller. Fig. 6 shows an example of 
instability because of the feedforward compensation which has 
fed the grid voltage disturbance to the controller (gcc=1). The 
resonance of the filter has been triggered and as it can be seen, 
the grid current also started to oscillate and then instability 
happened. 
V. CONCLUSION 
This paper has presented the controller design procedure 
for a fully silicon-carbide (SiC) based three-phase grid-
connected PWM drive. SiC has helped to increase the 
switching frequency and therefore to reduce the size of the 
filter. The stability of the converter has been studied and the 
effect of feedforward compensation is analyzed more in 
details for this applications and the strength and weakness of it 
has been examined. The closed loop transfer function of the 
system without and with feedforward compensation are 
derived and compared. It is concluded that the feedforward 
compensation reduces the dependency of the control on grid 
impedance. Furthermore, it helps to increase the bandwidth of 
the controller and reduces the peak of resonant in frequency 
response. Adding the whole grid voltage, the stability 
improves more and the sensitivity of the control to grid 
impedance is also reduced. However, it increases the 
sensitivity of the controller to the grid voltage disturbances. 
Any high frequency noise, if it is not filtered properly can be 
fed back to the controller and causes instability. An example 
of failure is shown in which the grid disturbance has triggered 
the resonant of the filter. The experiments are also carried out 
for the 5 kW two-level three-phase PFC connected to an 
inverter for drive application. The experimental results show a 
robust performance of the controller in speeding up and down 
of the motor. On the other hand, the bidirectional power flow 
is also provided in this case. 
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Abstract— This paper presents a controller design for a fully 
silicon-carbide (SiC) based bidirectional three-phase grid-
connected PWM drive. For drive applications, controller must be 
robust and fast to be able to provide power flow in both 
directions. In this paper, proportional resonance (PR) current 
controller in the stationary reference frame is used. Furthermore 
the influence of feedforward compensation for stability of the 
rectifier is studied. Two different experiments are conducted to 
observe the stability of the converter. In the first experiment, a 5 
kW bidirectional SiC based three-phase rectifier with switching 
frequency of 45 kHz will be tested. The test is done by connecting 
it to a grid simulator and the load is a resistive load. In the 
second test the rectifier will be connected to the grid via an auto-
transformer and load is a 7.5kW SiC based drive which is 
connected to a permanent magnet motor. Different tests will be 
conducted to evaluate the performance of the controllers in both 
generative and regenerative mode. It is shown that the controller 
can provide a good dynamic response to load changes for both 
direction of power flow.  
Keywords—Stability; Grid connected converter;Drive 
applications; Bidirectional power flow  
I. INTRODUCTION 
New wide-band gap devices such as silicon-carbide (SiC) 
by introducing low switching loss compared to the silicon (Si) 
switches has increased the interest for increasing the switching 
frequency. Therefore, the size of the converter can be reduced 
and the conversion efficiency increased [1]. For three-phase 
grid-connected voltage source converters (VSCs), increasing 
the switching frequency leads to smaller grid-side filter [2]. 
However, due to the strict grid regulations high order filters are 
essential for attenuating the current harmonics (e.g. IEEE 519 
[3]). In addition, increasing the order of the filter helps to 
reduce the size even more [4]. High order filters in addition to 
the grid impedance raise the stability issue, especially in motor 
applications where short ramp times are required [4],[19]. 
Moreover, the stability gets more challenging when grid 
impedance is changing [9],[10]. Therefore, stability of the 
converter needs investigation with respect to the grid condition. 
Tuning of controller parameters considering the grid condition 
for having a stable and robust system is important. The 
controller of the grid-connected converters has two loops: a 
voltage and a current control loop. Stability analysis is mainly 
focused on the current control loop since the voltage control 
loop is the outer loop and therefore much slower [4]. The main 
focus is the current loop and its impact on stability.  
There are different types of current controller for three-
phase grid-connected converters such as PI control in the 
rotational reference frame and proportional resonant (PR) 
control in the stationary reference frame [6],[10],[11]. PR 
controller because of its advantages is more attractive in grid-
connected converters. Capability of harmonic compensation, 
capability of controlling both positive and negative sequence 
with the same current controller in Įȕ reference waveform, and 
reduced computational time compared to dq reference frame PI 
controller are some examples of the PR controller advantages. 
To have a better transient response as well as low dependency 
on the grid impedance, feedforward compensation is studied in 
several researches [11],[13]. The feedforward couples the grid 
voltage to output of the current controller to make control 
system less dependent on the grid impedance [16].  
This paper presents a controller design for a back to back 
fully SiC based three-phase converter for motor applications. 
The effect of the feedforward compensation is studied for 
power factor correction rectifier (PFC) and the transfer 
functions of the closed-loop system with and without 
feedforward compensation are compared. A robust and fast 
controller is designed and experimental results are shown for a 
5 kW rectifier connected to a 7.5 kW permanent magnet motor 
drive. The bidirectional power flow of the setup will be also 
shown in the experiments. 
II. SYSTEM DESCRIPTION 
The schematic of the setup is shown in Fig. 1. A rectifier as 
PFC and an inverter as a drive are connected back to back to 
provide firstly good current quality and secondly bidirectional 
power for motor application. The PFC is to keep power factor 
under control equal to one and provide a constant dc link 
voltage for the drive. The PFC rectifier is connected to grid via 
an LCL filter with passive damping. The LCL filter contains a 
converter-side inductor (Lc), a grid-side inductor (Lf), a filter 
capacitor (Cf), and a damping branch. This damping branch 
includes the capacitor Cd in series with the damping resistor Rd. 
For designing the filter parameters, the presented method in [2] 
has been used and the parameters are listed in TABLE 1. Since 
for the control the position sensors are important it should be 
noted that the current sensors for rectifier are positioned at 
converter side and voltage sensors at grid side. To keep the dc 
link voltage constant the stationary reference frame control has 
been employed for the PFC rectifier. To simplify the schematic 
in Fig. 1, only the current control loop is shown in the Įȕ 
reference frame and the voltage loop is removed.  
 
Fig. 1: The overall schematic of a three-phase bidirectional PFC drive.  
TABLE 1: Converters parameters. 
Parameter Description Value Parameter Description Value 
Pnom,PFC 
Nominal power 
of PFC 5 kW Lc Converter inductor 1 mH 
Pnom,Drive 
Nominal power 
of Drive 7.5 kW Lf Grid inductor 100 ȝH 
Vac PCC voltage 230 V Cd & Cf Filter capacitor 2.5 ȝF 
Vdc DC link voltage 565 V Rd Damping resistor 11  
fg Grid frequency 50 Hz Cdc DC link capacitor 645 ȝF 
fsw,PFC 
PFC Switching 
frequency 45 kHz Ts,PFC 
Sampling time for 
PFC control 2/fsw,PFC  
fsw,Drive 
Drive switching 
frequency 32 kHz Ts,Drive 
Sampling time for 
Drive control 2/ fsw,Drive 
III. PFC CONTROLLER 
Single-phase equivalent circuit of the filter is shown in 
Fig. 2. The ESR of the filter capacitor is not shown since film 
capacitors have very small ESR at the selected switching 
frequency. The plant is an LCL filter including the grid 
impedance. The voltage shown as van is the converter voltage 
which is generated by the switching of the converter. 
According to the position of the sensors in Fig. 1, the 
converter current is in phase with the PCC voltage. To 
compensate for the phase shift between grid current and PCC 
voltage, the current reference in q-axis should change. The 
value for the iq reference is driven from the absorbed reactive 
power by the filter capacitors (Cd and Cf).  
The overall schematic of the control system including 
voltage and current control loop is shown in Fig. 3. To 
synchronize the system to the unbalance grid, the dual second 
order generalized integrator (DSOGI) is used. This method is 
based on the second-order generalized integrator (SOGI). The 
transfer function of SOGI is expressed as follows: 
 
Fig. 2: Generic equivalent circuit of an LCL filter with parasitic elements. 
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where Ȧr is the resonance angular frequency. The 
implementation of DSOGI has been explained in [17] and 
[18].To cancel out the steady state error, the current controller 
has been implemented in stationary reference frame or Įȕ 
reference frame. The control has a voltage outer loop which 
provides the references for the inner current controller [see 
Fig. 3]. The voltage control loop is a PI controller and the 
parameters of this PI controller are calculated using the 
methods presented in [4]. The converter current is controlled 
with Gc(s) which is a proportional-resonant (PR) controller 
along with a delay from computation and PWM as Gd(s). The 
transfer function of the delay is expressed by (3) and the 
controller transfer function is as follows [14] and [17]: 
 ( ) , 2 2
1
thn
c p i h
h h
s
G s K K
s ω=
= +
+
¦  (2) 
 ( ) 1.5 sT sdG s e−=  (3) 
where Ts is the sampling time, Ȧh is the hth harmonic angular 
frequency that is compensated, Kp, and Ki,h are the controller 
parameters. The current control loop with harmonic 
compensators up to 13thharmonic are implemented in this work 
to make sure that all the low frequency harmonics due to non- 
 Fig. 3: Implementation of the controller including the current and voltage control loop. 
linearity of the converter as well as the unwanted injected 
harmonics from the grid are mitigated according to the 
standard.  
The block diagram of the closed-loop control system with 
the PR controller is shown in Fig. 4. This figure shows the 
block diagram without feeding the voltage at point of common 
coupling (PCC) to the output of the controller. The impact of 
feeding the PCC voltage to the current controller has 
thoroughly been investigated in [16] for PI controller in 
rotational reference frame. According to the conclusion of this 
paper, the effect of feedforward compensation is not dependent 
on the controller type which will be also confirmed in this 
paper later. Feedforward compensation improves the stability 
of the closed-loop system and the time response of the 
controller.  
To apply feedforward compensation, the block diagram in 
Fig. 4 it needs to be modified. To add the PCC voltage as a 
feedforward, the transfer function from vPCC to the PFC 
rectifier voltage (van) needs to be calculated and fed to the 
controller. Therefore, the open-loop transfer function of the 
system with feedforward compensation can be written as 
follows:  
 ( ) ( )( ) ( )
( ) ( )
( ) ( )
( )
1 1
c eq dOL
OL FF
cc d cc d
G s Y s G sG s
G s
g G s G s g G s G s−
= =
− −
 (4) 
where G(s) is expressed as follows (Z(s) and Yeq(s) are 
explained in (6) and (7), respectively): 
  
Fig. 4: The block diagram of the closed-loop system without feedforward. 
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gcc is the feedforward gain which is added to the loop to 
attenuate the full effect of PCC voltage. The open loop transfer 
function actually consists of the open loop transfer function 
without feedforward (i.e. GOL(s)) and the dominator which 
includes the feedforward gain. If gcc is put to zero then the 
transfer function will be identical to the open loop transfer 
function without the feedforward term. From (4), it can be 
concluded that feedforward reduces the influence of the grid 
impedance on the transfer function. Still the grid impedance 
contributes in position of zeros/poles of the open loop system, 
but the influence is reduced. 
IV. IMPLEMENTATION OF THE CURRENT CONTROLLER 
The implementation of the controller has been done in z-
domain. To reduce the phase shift added by the z-transform, the 
integrator in forward path of the PR controller is transformed to 
the z- domain with a forward Euler transform and the integrator 
in backward path is done with a backward Euler transform 
[19]. Fig. 5 shows the implementation of the controller in z-
domain. The same implementation can be done for the 
harmonic compensation in the PR controller (i.e. compensation 
of 5th, 7th, 11th, and 13th harmonic). Anti-windup is also 
employed in the implementation [see Fig. 5]. 
 
Fig. 5: The block diagram of the PR controller in z-domain 
 
(a) 
(b) 
Fig. 6: The bode diagram of the open loop system (a) without and (b) with 
feedforward compensation (gcc = 0.8). 
Since, the implementation is in the discrete domain, the 
analyses will be transferred to z-domain as well. Therefore, for 
the PR controller, the transfer function from Fig. 5 will be 
used. The plant (i.e. LCL filter and grid impedance) is 
transformed to discrete time by the zero order hold method or 
bilinear transformation. 
Fig. 6 shows the frequency response of the open loop 
without and with feedforward compensation. Note that at 22.5 
kHz where the sampling frequency is, the frequency response 
shows the effect of the sampling frequency. The resonant of the 
filter has been damped when the feedforward is introduced, due 
to the virtual reduction of grid impedance and bandwidth (BW) 
has increased. It can be seen that by increasing the grid 
impedance because of the resonance peak the system becomes 
unstable. By adding the feedforward compensation, this grid 
dependency will be reduced. In Fig. 6(b), gain gcc is set to 0.8.  
V. EXPERIMENTAL RESULTS 
The experiments have been carried out in two parts. The 
first part, the stability of the PFC controller by a resistive load 
at dc link is tested. In this case, the PFC is connected to a grid 
simulator. The second test is the connection of the PFC and 
drive for testing different scenarios. The current and voltage 
loop controller parameters are listed in TABLE 2. The 
controller is implemented in a dSPACE system. 
TABLE 2: The controller parameters 
Kp Ki 
Current control loop 6.3 1050*
Voltage control loop 0.14 28.5
*this parameter is only written for the fundamental harmonic.  
A.  Experimental results: Part I 
A 5.5 kVA grid simulator (California instrument 
CSW5550) is used to observe the performance of the converter 
under different conditions. Two case studies have been taken in 
this test: case 1- where the current controller proportional gain 
has been set to 15 and case 2- where the gain has been returned 
to the original value shown in TABLE 2. As it can be seen in 
Fig. 7, case 1 is less robust than case 2 where the proportional 
gain is 6.3. Moreover, it can be also seen Fig. 7(a) that the 
power factor is set to 1 and the grid current and voltage are in 
phase even-though the system is not stable. The tested power in 
these cases is 2.5 kW (peak grid current is 5 A). Moreover, due 
to employing the harmonic compensation in the controller, the 
effect of dead-time, especially when the current of each phase 
crosses the zero is not visible [see Fig. 7(b)]. As soon as the 
load increases the current quality also increases and THD gets 
better. The current THD at this condition (half of the nominal 
power) is 2.95%.  
B. Experimental results: Part II 
The next part of experiments is dedicated to the 
experimental results that have been carried out in Danfoss 
Drive A/S laboratory.  
(a) 
(b) 
Fig. 7: Experimental results of (a) unstable controller and (b) stable controller. 
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Fig. 8: Reference converter voltage (vabc*-see Fig. 3) and zero sequence offset. 
The experiments have been done by connecting the PFC 
rectifier to a fully SiC based 7.5 kW drive from Danfoss 
(Danfoss FC302 7.5kW modified drive). For the drive, the 
switches are SiC and the maximum switching frequency is 32 
kHz. The switching frequency of the PFC as it is mentioned in 
TABLE 1 is 45 kHz. The PFC is connected via an auto-
transformer to the grid. The voltages at grid side are not 
balanced. The linearity of the modulation index is extended by 
adding a zero sequence offset.  The calculated zero sequence 
offset in dSPACE system is shown in blue waveform in Fig. 8 
for the operating point. It can be seen that to the complete zero 
sequence offset which is equal to the maximum modulation 
index 2/¥3 there is a small difference and that is due to that the 
grid voltage is not balance. To compensate for the unbalance 
grid, the dc link voltage is slightly higher than normal 
condition as shown in Fig. 9(a). The Drive is connected to a 
motor test bench which is able to drive the motor generative or 
regenerative. It should be noted that the results are saved in 
dSPACE system and plotted in MATLAB. 
Two different tests have been done to observe the 
performance of the overall system: 
1) The torque is set to zero in the beginning of the test. 
Then it increases to 3 N.m. After about 4 seconds the 
direction of torque changes to -3 N.m.  
As it can be seen in Fig. 9(a), the dc link voltage in all 
the transitions changes very smoothly. The overshoot 
in dc link voltage is not noticeable and it reaches to 
steady state very fast. From Fig. 9(b), the direction of 
the d-axis reference current is changing when the 
torque changes from positive to negative. In the 
current also there is not a big overshoot as it is 
expected. Besides, this test also shows the 
bidirectional power flow. The change in the direction 
of the grid current is very clear in Fig. 9(c). It should 
be also noted that applying torque equal to ±3 N.m is 
equivalent to 50% of PFC nominal power.   
2) The torque is set to -6 N.m and after 5 seconds the 
torque changes to zero. The last transition happens 
after about 10 seconds where the torque changes to 6 
N.m. Fig. 10 shows the results. Again it can be seen 
that the dc link does not have overshoot and in all the 
transitions reaches to steady state very fast. In the last 
transition when the torque changes to 6 N.m, the 
current overshoot becomes larger than the current 
limit. Other words, the limit for the current reference - 
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Fig. 9: The experimental results of connecting PFC to Drive, changing torque 
from 3 N.m to -3 N.m (I: no torque, II: positive torque, III: negative torque). 
has been set to 10 A and it can be seen that id is 
saturated when it reaches to this value.  
It can also be seen when the torque changes from zero 
to 6 N.m, for fraction of a second, the measured dc 
link voltage does not follow the reference voltage. 
That is because suddenly the demand increases on the 
load side and until the grid current reaches to the 
demand the dc link voltage drops from its reference 
value. 
VI. CONCLUSION 
This paper has presented the controller design for a fully 
silicon-carbide (SiC) based bidirectional three-phase grid-
connected PWM drive. The stability of the power factor 
correction (PFC) converter has been studied and the effect of 
the feedforward compensation is analyzed more in details for 
this application and the strengths and weaknesses of it have 
been examined. It is shown that adding the grid voltage can 
improve the stability and reduce the sensitivity of the control to 
grid impedance. Experiments are carried out for verifying the 
performance of the controller for two different tests 1) with 
passive load and 2) active load which is the motor drive 
system. The experimental results show that the converter 
provides bidirectional power flow with a robust control. 
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Fig. 10: The experimental results of connecting PFC to Drive, changing 
torque 6 N.m to -6 N.m (I: negative torque, II: zero torque, III: positive 
torque). 
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Abstract— This paper presents a simple core loss modeling 
approach for an inductor of three-phase voltage source converter 
(VSC) under pulse width modulation (PWM) technique. The 
inductor core loss calculation in PWM VSCs is challenging since 
the current ripple and its duty cycle are varying in each 
switching cycle. To calculate the core loss, however, generating 
the loss map as a common method is complicated and time 
consuming.  This paper presents a new modeling method in 
which the minor B-H loops are categorized according the average 
dc bias and ac current ripple. The core loss is then modeled via 
calculating the power loss of averaged minor B-H loop in each 
category. On the other hand, unlike the loss map method, the 
presented model needs less iteration to find the core loss.  
Moreover, in this paper, the effect of dc pre-magnetization is 
investigated by measuring its influence on the core. As a case 
study, the core loss of an inductor has been calculated and the 
experimental results are presented. The inductor is designed with 
a toroidal Kool Mu powder core for a 5 kW three-phase PWM 
VSC.  
Keywords—inductor; core loss modeling; pulse-width 
modulation; voltage source converter. 
I.  INTRODUCTION 
Extensive research has been performed to calculate core 
losses in inductive components for power electronic 
converters [1-11]. Steinmetz Equation, SE; is a common 
approach for characterizing the core loss under sinusoidal 
excitation: 
 
2v
B
P kf
β
α Δ
=
§ ·¨ ¸© ¹  (1) 
where ǻB is peak to peak flux density with frequency f, Pv is 
the power loss density, and k, Į and ȕ are Steinmetz 
parameters provided by the manufacturer in the core’s 
datasheet. However, magnetic materials are usually exposed to 
non-sinusoidal flux waveforms in power electronic 
applications such as PWM converters. 
The improved Generalized Steinmetz Equation, iGES; is 
capable of calculating the core losses for any flux waveform 
with SE parameters [3]. In iGSE the core loss density is 
expressed as follows: 
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The parameters k, Į, and ȕ are the same parameters as 
used in SE. However, iGSE is not accurate enough in some 
applications since it has not considered the losses during the 
phase of constant flux [4]. During constant flux period where 
the voltage across the magnetic component is zero, loss still 
occurs in the core material. Further improvement of iGSE has 
been presented in [4] and is called improved iGSE; i2GSE. In 
i2GSE, losses for constant current (zero voltage) are also 
considered. Using i2GSE method, core loss can be calculated 
for any arbitrary flux density while the potential dc pre-
magnetization is still not considered. Moreover, i2GSE 
requires four relaxation parameters to calculate the core loss 
density. These relaxation parameters should be obtained by 
measurements. 
In [5], it has been illustrated that the Steinmetz parameters 
change under dc bias conditions. Therefore, when the core is 
subjected to dc bias the core loss changes. To illustrate 
dependency of Steinmetz parameters on pre-magnetization, 
Steinmetz pre-magnetization graph (SPG) has been offered. 
SPG for ferrite cores and VITROPERM 500F show that the 
core loss varies by factor of 2-3 in the presence of a dc 
magnetic field [5]. 
Core loss measurement of the inductor for split-capacitor 
three-phase PWM VSC [see Fig. 1(a)] is complicated. Since, 
the amplitude of the inductor current ripple and the duty cycle 
vary from one switching cycle to another.   In fact, to provide 
a zero sequence current path at imbalance condition of the 
three-phase system, the dc link midpoint of the converter is 
connected to ground (4-wire VSC). As a result, the behavior 
of the three-phase system becomes like three independent 
single phase circuits. In this case, the inductor current of each 
phase is not dependent on the other phases and the analyses 
can be done only for a single-phase circuit. Therefore, in this 
paper, the single phase PWM VSC is analyzed and the results 
are extended for the other phases.  
In single phase PWM VSC, the inductor current ripple 
varies in both the magnitude and the duty cycle [see Fig. 1(b)]. 
Therefore, in B-H plane, there are one major B-H loop and 
several minor B-H loops which are generated by the PWM. To 
characterize the inductor core loss, magnetizing trajectory 
produced by excitation waveforms needs to be analyzed. 
One possible method for calculating the inductor core loss 
is to measure the loss of each minor B-H loop for different dc 
pre-magnetization level. However, this method is time 
consuming and requires a special test setup [6]. In [2], the 
inductor core loss is calculated using i2GSE and loss map. 
This approach, however, is complicated and requires many 
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measurements due to relaxation parameters of i2GSE and 
providing the loss map.  Therefore, if a simple method can be 
presented to reduce the effort for calculating the core loss, it 
will highly simplify the core loss modeling of PWM VSC. 
This paper presents such a simple approach for modeling 
the core loss in three-phase 4-wire PWM converters. First, the 
inductor current behavior is studied. Next, a new approach is 
proposed to model the core loss of the inductor for three-phase 
4-wire PWM VSC. This method is based on the combination 
of calculation and experimental measurements. Finally, the 
core loss modelled for an inductor of a 5 kW three-phase 
converter using Kool Mu powder material is presented. 
II. PROBLEM DESCRIPTION 
Core loss modeling in any application can be characterized 
by using the magnetizing trajectory in B-H plane. In order to 
find the B-H trajectory for the high frequency current ripple, 
the inductor current and voltage should be analyzed. 
(a) 
(b) 
Fig. 1. Schematic of a (a) three-phase 4-wire PWM voltage source converter, 
(b) corresponding inductor current and voltage. 
Table 1. Specifications of the PWM VS converter  
Rated power (Pr) 5 kW 
Phase current (peak) (In) 7¥2 A 
Line-line voltage (Vll) 230¥3 V 
Grid frequency (fgrid) 50 Hz 
Maximum current ripple (ǻimax) 30% In 
Switching frequency (fs) 50 kHz 
Modulation scheme SPWM 
Fig. 1 shows the schematic of the three-phase 4-wire 
PWM VSC and the corresponding inductor current and voltage 
waveforms (specifications of the converter are listed in Table 
1). As it can be seen, the inductor current waveform includes a 
low frequency sinusoidal current (i.e. grid frequency (fgrid)) and 
high frequency ac ripples (i.e. switching frequency (fs)). 
Therefore, the magnetizing trajectory consists of a major loop 
produced by the grid frequency sinusoidal current and minor 
loops as a result of switching frequency ac current ripples. Due 
to the sinusoidal pulse width modulation, the switching 
frequency ac current ripple amplitude and duty cycle in three-
phase 4-wire PWM-VSC are varying throughout the grid 
frequency period.  
By considering the grid frequency current as an 
instantaneous dc bias, it can be seen that the switching 
frequency ac current amplitude at maximum value of the dc 
bias current is different from zero dc current. Therefore, the B-
H minor high frequency loops in magnetizing trajectory have 
different sizes.  
Extensive research has been performed to evaluate the core 
loss of inductors with dc pre-magnetization. The magnetizing 
trajectory in B-H plane, for these applications, is consisting of a 
major loop (caused by dc pre-magnetization) and several minor 
loops [7]-[10]. However, the core is subjecting to constant dc 
pre-magnetization. While in PWM converters, the dc pre-
magnetization is constantly varying. 
III. PROPOSED METHOD 
The method proposed in this paper is for modeling the core 
loss in three-phase PWM voltage source converters. This new 
approach is based on the combination of calculation and 
experimental measurement. In this approach, iGES is utilized 
to calculate the core loss in each switching cycle due to the 
triangular excitation waveform in PWM converter. Limited 
number of experimental measurements is required to obtain the 
impact of dc pre-magnetization on the core loss. Using this 
simple and accurate modelling approach, the core loss is 
modelled only in predefined regions for three-phase voltage 
source converters. 
Since the switching frequency is much higher than the grid 
frequency, it can be assumed that the grid voltage in one 
switching cycle is constant. Fig. 2 shows the reference and 
carrier waveform for sinusoidal pulse width modulation that 
define the voltage across the inductor (vL(t)). The inductor 
voltage and current waveform in one switching cycle including 
the dc pre-magnetization can be depicted as Fig. 2. 
To model the core loss in three-phase 4-wire PWM VSC, 
the current behavior will be categorized according to the 
average values of dc bias and switching frequency current 
ripple in each category. As it can be seen in Fig. 1, the current 
behavior is symmetric during the grid interval and repeating its 
behavior every Tgrid/4. Therefore, only the current behavior 
during 0-Tgrid/4 is analyzed and categorized into three groups 
(see Fig. 3). The categorization is done by studying the 
inductor current ripple behavior. The switching frequency 
current ripple is a function of modulation index as expressed in 
(4).  
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where M is the modulation index and Vdc/4Lfs represents the 
maximum current ripple which occurs at zero crossing (Ȧt = 0) 
in this converter. Using (4), the average of duty cycle and high 
frequency current ripple can be calculated in the 
aforementioned categories (see Table 2). In Fig. 3, the range of 
duty cycle in each category has been shown. Table 2 shows the 
three categories with the averaged dc bias and switching 
frequency ac current ripple and respective duty cycle as a 
function of M. For each category, core loss is then modelled 
with its respective averaged ǻi and D (duty cycle for each 
converter leg is defined when the lower switch (e.g. S1 in Fig. 
1) is in the turn-on state). 
 
Fig. 2 The inductor voltage and current waveform for sinusoidal PWM 
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Fig. 3. Inductor current waveform in three-phase 4-wire PWM VSC  
 
iGSE and i2GSE are beneficial methods for core loss 
modeling in PWM converters, due to triangular excitation 
waveform (Fig. 2). However, i2GSE is more accurate for 
triangular excitation waveforms when D < 0.15 [4]. On the 
other hand, core loss modeling using iGSE leads to greatly 
simplified modeling approach for 3-phase PWM converters. In 
iGSE method, only Steinmetz parameters (which are provided 
in core’s datasheet) are required to model the core loss, 
whereas the i2GSE modeling requires 4 relaxation parameters 
which must be obtained by experimental measurements. 
To find the dependency of the core to pre-magnetization, 
(5) is utilized. This equation obviously shows the dependency 
of Steinmetz parameter to pre-magnetization [11]. Since two 
parameters, Ȗ1 and Ȗ2, are unknown in (5), a limited number of 
experimental measurements is required to find the pre-
magnetization dependency of the material. 
 ( )1
2/(1 )new old dc
acBk k B e γγ −= +   (5) 
where Bdc and Bac are the dc part and switching frequency ac 
ripple of flux density waveform.  
The total core loss is then the average of calculated power 
loss of all minor loops (the power loss due to the grid 
frequency current (major B-H loop) is negligible). The 
flowchart of the proposed method is depicted in Fig. 4. 
 
Fig. 4. Flowchart of the proposed method 
Table 2. Current categories for core loss modeling in three-phase 4-wire PWM VSCs 
Category Interval IDC *   (A) ǻi     (A) Dave 
1 0 – Tgrid/16 
1 I sin
2 8M
π  
2
21 sin
4 2 8
dc
s
V M
Lf
π§ ·
−¨ ¸© ¹
 1 sin
2 4 8
M π
−  
2 Tgrid/16– Tgrid/8 
1 I sin sin
2 8 4M
π π§ ·
+¨ ¸© ¹  
2
2 21 sin sin
4 2 8 4
dc
s
V M
Lf
π π§ ·§ ·
− +¨ ¸¨ ¸© ¹© ¹
 1 sin sin
2 4 8 4
M π π§ ·
− +¨ ¸© ¹  
3 Tgrid/8– Tgrid/4 
1 I sin sin
2 2 4M
π π§ ·
+¨ ¸© ¹  
2
2 21 sin sin
4 2 2 4
dc
s
V M
Lf
π π§ ·§ ·
− +¨ ¸¨ ¸© ¹© ¹
 1 sin sin
2 4 4 2
M π π§ ·
− +¨ ¸© ¹  
*IM = Maximum phase current
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IV. EXPERIMENTAL RESULS AND DISCUSSION 
A. Test Setup for Core Loss Measurement 
 The B-H loop measurement method, due to the high 
accuracy and because it does not include the copper losses, is 
widely in used among other core loss measurement 
methods[1]-[6]. The principle of the test setup for measuring 
the core loss is to place two windings around the core under 
test. The voltage of the secondary winding is integrated to 
sense the flux density B as follows: 
 
02
1
( ) ( )
t
e
B t v d
N A
τ τ= ³  (6) 
where N2 is the number of turns on the sense winding and Ae is 
the effective core cross-section of the core under test. The H is 
found by measuring the primary winding current: 
 1
( )
( )
e
N i t
H t
l
=  (7) 
N1 is the number of turns on the excitation winding and le is 
the effective magnetic path length of the core under test. The 
core loss density then becomes 
  
P
f HdB
V
= ³v . (8) 
Schematic of the core loss measurement setup is shown in 
Fig. 5. This measurement method, however, is highly sensitive 
to phase shift error between voltage and current measurements 
[5], [12]. Phase delay difference in measuring the voltage and 
current can cause considerable error in measuring the core 
loss. The core loss measurement error and the phase shift 
measurement error are related as follows [5], [12]: 
 
cos( ) cos( )
100
cos( )
E
θ φ θ
θ
+ −
=   (9) 
where E is the percentage error in measuring the core loss, ș is 
the actual phase shift between the sense winding voltage and 
the excitation winding current, and  is the error in measuring 
of ș. From (9), it is apparent that the closer angle ș to 90°, the 
higher the core loss measurement error becomes. It has been 
shown that the main cause of  is the delay time of current 
probe, Td [5]. Equation (10) shows the relation between  and 
Td. 
 360dfTφ = D   (10) 
A short discussion of measurement accuracy, similar to 
the discussion presented in [5], is presented in the following. 
Fig. 6 shows the equivalent circuit of the core under test, 
neglecting the winding losses and leakage inductance (since 
the secondary winding on core under test is open circuit). The 
reactance, Xm, can be calculated as follows: 
 21m LX A Nω=   (11) 
where Ȧ is the angular frequency, and AL is the inductance 
factor (can be found in the datasheet of core material). The 
equivalent core loss resistor, RFE, is the representative resistor 
for the core loss and can be calculated as follows: 
 
2
rms
FE
loss
V
R
P
=   (12) 
where Ploss is the core loss and Vrms is the rms voltage over the 
core. For triangular excitation in this application, Ploss is 
calculated using iGSE and Vrms is as follows: 
 1rms eV N A f B= Δ .  (13) 
Therefore, the angle ș is as follows: 
 arctan FE
m
R
X
θ = .  (14) 
Therefore, the measurement accuracy can be calculated at 
each operating points (in next section, the accuracy value for 
this work is presented). 
B. Experimental Measurement 
As a case study, the inductor core loss of a 5 kW three-
phase 4-wire PWM VSC (with specifications given in Table 1) 
has been calculated. The inductor has an inductance value of 
887 H and 68 turns on a 0077617A7 Kool Mu powder core. 
The core loss in each category (represented in Table 2 with M 
= 1) is calculated using (15) and shown in Table 3. In (15), the 
dc pre-magnetization impact on the core loss density is not 
considered. Based on the experimental results presented in [4], 
the inaccuracy of core loss calculation using iGSE in this work 
is 10% (due to the Dave in category 3 in Table 3). Therefore, 
the calculated average core loss (without considering the dc 
pre-magnetization effect) is 1.74 W. 
 ( )11( ) 1v iP B f D Dk αβ α α −−= Δ + −ª º¬ ¼   (15) 
In order to find the influence of dc pre-magnetization on 
the core loss, experimental measurements have been 
performed on the same core. The measurement setup is shown 
in Fig. 7 and the component and equipment specifications are 
listed in Table 4. Fig. 8 shows the excitation waveforms of the 
core under test. 
 
Fig. 5. Schematic of core loss measurement setup 
 
Fig. 6. Equivalent circuit of core under test 
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Table 3. Core loss in each category without considering the dc pre-
magnetization effect 
Category Dave Bdc  (T) Bac  (T) P  (W) 
1 0.4 0.08 0.12 5.22 
2 0.22 0.21 0.06 1.38 
3 0.07 0.305 0.02 0.184 
 
Fig. 7. Core loss measurement setup with core 0077617A7 
Table 4.  Specification of the components and equipment using in the core 
loss measurement setup 
Power MOSFETs CREE C2M0160120D 
Gate Driver IR2010 
Current Probe Lecroy CP031 
Voltage Probe Lecroy DXC 100A 
Oscilloscope Lecroy Wave Runner 44Xi, 400 MHz 
 
 
Fig. 8. Excitation waveforms of core under test (for 0077617A7 Kool Mu) 
Table 5. Preliminary experimental measurement results 
No. Bdc  (T) Bac  (T) knew/kold 
1 0.08 0.04 4 
2 0.2025 0.035 11 
To determine two unknown parameters, Ȗ1 and Ȗ2 in (5), 
the core loss has been measured at two operating points (the 
preliminary measurement results are shown in Table 5). 
Values of 346 and 0.018 have been found for Ȗ1 and Ȗ2, 
respectively. The parameter ki is then calculated for each 
category using (5). Therefore, the core loss value with new 
value of ki (considering the dc pre-magnetization effect) is 
calculated again using (15). The calculated average core loss, 
including the effect of dc pre-magnetization, is then 5.8 W. It 
can be seen that due to the dc pre-magnetization, the core loss 
has increased by factor of 3 in this application. 
The measuring process, in this work, has been performed 
with a high accuracy regarding phase shift error between 
voltage and current measurements. The delay time of current 
probe has been considered as realistic delay time 
compensation to an accuracy of ±1.5 ns. Therefore, the 
expected phase shift accuracy of ±1% is achieved at all 
operating points. 
V. CONCLUSION 
A new approach has been proposed to model the inductor 
core loss in three-phase PWM voltage source converters. In 
this simple method, the minor loops are categorized according 
to the dc bias and ac current ripples. The core loss is then 
modeled calculating the core loss of averaged minor B-H loop 
in each category. To model the core loss in each minor loop, 
iGSE is utilized due to its high accuracy for triangular 
excitation waveform. Moreover, it has been illustrated that 
iGSE is reasonably accurate for modeling the core loss in 
PWM VSCs (with varying duty cycle). The dependency of the 
core material to dc pre-magnetization is obtained by a limited 
number of experimental measurements. Therefore, a large 
number of measurements are avoided in this simple modeling 
approach. As a case study, the core loss of an inductor for a 5 
kW three-phase 4-wire PWM VSC has been calculated.   
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